NDLI: Thin film a-Si/c-Si/c-Si heterojunction solar cells with Ge content up to 56%

Content Provider	IEEE Xplore Digital Library
Author	Abdul Hadi, S. Hashemi, P. DiLello, N. Nayfeh, A. Hoyt, J.L.
Copyright Year	2012
Description	Author affiliation: Masdar Inst. of Sci. & Technol. Microsyst. Eng., Abu Dhabi, United Arab Emirates (Abdul Hadi, S.; Nayfeh, A.) \|\| Microsyst. Technol. Labs., MIT, Cambridge, MA, USA (Hashemi, P.; DiLello, N.; Hoyt, J.L.)
Abstract	Thin film $a-Si(n^{+})/c-Si_{1-x}Ge_{x}(p)/c-Si(p^{+})$ heterojunction solar cells are fabricated with Ge content up to 56 atomic percent. Solar cells with junction layers consisting of Si, $Si_{0.75}Ge_{0.25},$ $Si_{0.59}Ge_{0.41},$ and $Si_{0.44}Ge_{0.56}$ are compared to study the effect of increasing Ge concentration. The measured short-circuit current $(J_{sc})$ increases from ~14 $mA/cm^{2}$ for Si cells to 21 $mA/cm^{2}$ for the $Si_{0.44}Ge_{0.56}$ cells, for one light pass and a 2 μm-thick SiGe layer. The results show an open-circuit voltage $(V_{oc})$ of 0.61 V for Si cells, dropping to 0.32 V for $Si_{0.44}Ge_{0.56},$ consistent with the reduction in band-gap. Quantum efficiency measurements highlight the improved spectral response for higher Ge percentages. Physics based TCAD simulations combined with the experimental results are used to extract lifetime and interface velocity.
Sponsorship	IEEE
Starting Page	000005
Ending Page	000008
File Size	1290170
Page Count	4
File Format	PDF
ISBN	9781467300643
ISSN	01608371
e-ISBN	9781467300667
DOI	10.1109/PVSC.2012.6317556
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon Absorption Photovoltaic cells Semiconductor process modeling Lattices Photonic band gap Silicon germanium silicon HIT solar cells SiGe thin film carrier lifetime photovoltaic cells
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in