NDLI: High efficiency silicon solar cells with ink jetted seed and plated grid on high sheet resistance emitter

Content Provider	IEEE Xplore Digital Library
Author	Ebong, A. Rounsaville, B. Cooper, I.B. Tate, K. Rohatgi, A. Glunz, S. Horteis, M. Mette, A. Gundermann, M. Xjet, X.
Copyright Year	2010
Description	Author affiliation: Xjet Ltd, Aviliya Building, 10 Oppenheimer St. Rehovot 76701, Israel (Xjet, X.) \|\| Fraunhofer Institute for Solar Energy Systems (ISE), Heidenhofstr. 2, 79110 Freiburg, Germany (Glunz, S.; Horteis, M.) \|\| University Center of Excellence for Photovoltaic Research and Education, School of Electrical and Computer Engineering, Georgia Institute of Technology, 777 Atlantic Drive, Atlanta, 30332, USA (Ebong, A.; Rounsaville, B.; Cooper, I.B.; Tate, K.; Rohatgi, A.) \|\| Q-Cells, OT Thalheim, Sonnenallee 17 - 21, 06766, Bitterfeld-Wolfen, Germany (Mette, A.; Gundermann, M.)
Abstract	Fine and tall grid lines on high sheet resistance emitter can increase the efficiency of silicon solar cells by reducing the shadow loss and improving the blue response. However, current screen printing pastes are neither able to provide the adequate line geometry nor make good ohmic contact to high sheet resistance emitter. This paper uses a combination of inkjet printing and light induced plating of silver to solve both problems. The ink jetting of grid lines is used to write ∼38 µm wide and ∼4 µm tall seed lines. These grid lines grow to 65 µm wide and 20–25 µm tall after light induced plating of silver. The silver plating solution penetrates the entire contact region underneath the grid lines to reduce the PbO in the glass layer to Pb metal in addition to plating the silver crystallites underneath. This lowers the contact resistance. Prolonged plating builds the line height to reduce the line resistance. A combination of low contact and line resistances produced fill factor of 79.2% on 95-Ω/sq emitter. This resulted in $239-cm^{2}$ Cz silicon solar cell efficiencies up to 18.7% with an average of 18.4%.
Starting Page	001363
Ending Page	001367
File Size	1519663
Page Count	5
File Format	PDF
ISBN	9781424458905
ISSN	01608371
e-ISBN	9781424458929
DOI	10.1109/PVSC.2010.5614376
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-20
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Lead
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in