NDLI: Reaching grid parity using BP Solar crystalline silicon technology

Content Provider	IEEE Xplore Digital Library
Author	Cunningham, D.W. Wohlgemuth, J.H. Clark, R.F. Posbic, J.P. Zahler, J.M. Gleaton, M. Carlson, D.E. Zhiyong Xia Miller, J. Maisano, L.
Copyright Year	2010
Description	Author affiliation: BP Solar International, Frederick, MD 21703, USA (Cunningham, D.W.; Wohlgemuth, J.H.; Clark, R.F.; Posbic, J.P.; Zahler, J.M.; Gleaton, M.; Carlson, D.E.; Zhiyong Xia; Miller, J.; Maisano, L.)
Abstract	This paper reports on BP Solar's DOE sponsored Technology Pathways Partnership. The paper presents the goals, the technical approach and progress for two years. The overall goals of the program are to reach grid parity for residential and commercial markets and to increase production volumes. This program is addressing all aspects of the PV product chain including: • Solar grade silicon (SGS) development; • Implementation of $Mono^{2}™$ technology (single crystal quality at multi cost); • Wafering thinner wafers using thinner wire; • Optimized cell process for thin $Mono^{2}™$ to achieve a cell efficiency of 18 % in 2010; • Lower module material costs and products designed for integration into specific roof types; • Automation and process control for handling hundreds of cells per minute and; • Inverters designed with the capability to dispatch batteries. Specific accomplishments reported on in this paper include: • A manufacturing trial of $Mono^{2}™$ technology from casting through module production; • Product development for a utility scale module; • Development of ThermoCool™ encapsulant to reduce module operating temperatures; • Work with Dow Corning to qualify a silicone based encapsulation system and; • Evaluation of measured versus modeled module and array performance
Starting Page	001197
Ending Page	001202
File Size	850083
Page Count	6
File Format	PDF
ISBN	9781424458905
ISSN	01608371
e-ISBN	9781424458929
DOI	10.1109/PVSC.2010.5614084
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-20
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resistance Production MONOS devices Thermal conductivity Silicon Conductivity Arrays
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in