NDLI: A low energy muon trigger for Icecube

Content Provider	IEEE Xplore Digital Library
Author	Bohm, Christian Kavianipour, Hossien Nygren, David Robson, Clyde Wernhoff, Carl Wikstrom, Gustav
Copyright Year	2008
Description	Author affiliation: Department of Physics, University of Stockholm, Sweden (Bohm, Christian; Kavianipour, Hossien; Nygren, David; Robson, Clyde; Wernhoff, Carl; Wikstrom, Gustav)
Abstract	A “Track Engine” (TE) concept has been developed for use with IceCube to maximize track-finding efficiency in the presence of noise. IceCube is a km-scale neutrino detector under construction at South Pole, now consisting of 40 strings of 60 Digital Optical modules (DOM) sensitive to Cherenkov light. Each DOM includes a large PMT that generates noise pulses at ∼500 Hz. The detection by a DOM of a pulse, noise or signal, generates a “Hit”. The full-scale IceCube will consist of 86 strings, and is expected to generate an average of approximately 13 random Hits during any 5μs window, the characteristic traversal time within the array of a relativistic muon. Data is currently acquired with a simple multiplicity trigger (SMT) requiring at least 16 DOM Hits, with the additional requirement that these Hits form local coincidence pairs (8 Hit pairs). However, this trigger is inefficient, especially for low energy muons that generate a minimum of light, but are of special interest for many experimental studies such as detecting signals from WIMP annihilation in the earth or sun. To increase efficiency for dim tracks, the TE examines all Hits, paired or not, and exploits topological features characteristic of straight line trajectories within the array to identify muons even in the presence of substantial noise. A single PC and FPGA combination is expected to handle the full IceCube Hit rate of 2.5 MHz with more than a factor two margin. The received Hits are time sorted in a PC and fed to a Xilinx ML507 FPGA board implementing the track engine algorithm. The FPGA solution was chosen, since it could be shown that the present algorithm cannot be implemented in software on one PC alone. The design reaches its high performance by an extensive pipelining of the calculations and operations, well designed and optimized network nodules in software and an extensive use of the fast, single-cycle delay Block RAM available in the FPGA.
Starting Page	2784
Ending Page	2787
File Size	4326254
Page Count	4
File Format	PDF
ISBN	9781424427147
ISSN	10957863
DOI	10.1109/NSSMIC.2008.4774949
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-19
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Mesons Optical noise Optical pulse generation Field programmable gate arrays Signal generators Tellurium Noise generators Neutrino sources Modular construction South Pole neutrino detector IceCube topological trigger
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Neutrino physics with the icecube detector (806).

Sensitivity of the icecube detector to astrophysical sources of high energy muon neutrinos (2003).

The level-2 muon trigger at D0

Electro-optical Support Of The Dumand (deep Underwater Muon And Neutrino Detector) Experiment

Asymmetric Regular Sampling PWM Pulse Generator Based FPGA

Designing and testing a field programmable gate array based trigger system

Configurable Digital Emulation of Radiation Sources

Gate arrays (fpgas).

The Track Engine - an FPGA implementation of a track-finding algorithm for the Icecube Neutrino Telescope

A low energy muon trigger for Icecube

Similar Documents

Neutrino physics with the icecube detector (806).

Sensitivity of the icecube detector to astrophysical sources of high energy muon neutrinos (2003).

The level-2 muon trigger at D0

Electro-optical Support Of The Dumand (deep Underwater Muon And Neutrino Detector) Experiment

Asymmetric Regular Sampling PWM Pulse Generator Based FPGA

Designing and testing a field programmable gate array based trigger system

Configurable Digital Emulation of Radiation Sources

Gate arrays (fpgas).

The Track Engine - an FPGA implementation of a track-finding algorithm for the Icecube Neutrino Telescope

A low energy muon trigger for Icecube