NDLI: Rapid design space exploration for multi parametric optimization of VLSI designs

Content Provider	IEEE Xplore Digital Library
Author	Sengupta, A. Sedaghat, R. Zhipeng Zeng
Copyright Year	2010
Description	Author affiliation: Electrical and Computer Engineering, Ryerson University, Toronto, Canada (Sengupta, A.; Sedaghat, R.; Zhipeng Zeng)
Abstract	Design Space Exploration (DSE) is one of the most important stages in High Level Synthesis designing methodology. This paper presents a novel DSE approach for the current generation of systems with heterogeneous multi parametric optimization objectives. The method introduced in this paper is capable of concurrently resolving multiple conflicting issues encountered during DSE, such as maximization of accuracy needed in the evaluation of design space with minimization in time expended to explore the best architecture. Results of the proposed method for different benchmarks indicated significant acceleration in exploration process compared to another existing approach that is also based on Pareto optimal analysis.
Starting Page	3164
Ending Page	3167
File Size	316302
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5537954
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Space exploration Design optimization Very large scale integration Clocks Encoding Biological cells Evolutionary computation Design engineering High level synthesis Design methodology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Rapid design space exploration for multi parametric optimization of vlsi designs.

A Multi-objective Genetic Algorithm for Design Space Exploration in High-Level Synthesis

Accelerated exploration of cost-performance tradeoffs for multi objective VLSI designs

Using feedback to improve VLSI designs

Using feedback to improve VLSI designs

A framework for fast design space exploration using fuzzy search for VLSI computing Architectures

A methodology for guided behavioral-level optimization

Assignment-space exploration approach to concurrent data-path/floorplan synthesis

How to transform an architectural synthesis tool for low power VLSI designs

Rapid design space exploration for multi parametric optimization of VLSI designs

Similar Documents

Rapid design space exploration for multi parametric optimization of vlsi designs.

A Multi-objective Genetic Algorithm for Design Space Exploration in High-Level Synthesis

Accelerated exploration of cost-performance tradeoffs for multi objective VLSI designs

Using feedback to improve VLSI designs

Using feedback to improve VLSI designs

A framework for fast design space exploration using fuzzy search for VLSI computing Architectures

A methodology for guided behavioral-level optimization

Assignment-space exploration approach to concurrent data-path/floorplan synthesis

How to transform an architectural synthesis tool for low power VLSI designs

Rapid design space exploration for multi parametric optimization of VLSI designs