NDLI: Multidimensional raster-scanned LC-ladder wave-digital filter hardware for directional filtering in space-time

Content Provider	IEEE Xplore Digital Library
Author	Madanayake, A. Bruton, L.T.
Copyright Year	2010
Description	Author affiliation: Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada (Bruton, L.T.) \|\| Electrical and Computer Engineerin, University of Akron, Akron, Ohio, USA (Madanayake, A.)
Abstract	A raster-scanned architecture is proposed for the real-time implementation of 2D/3D wave-digital filters corresponding to doubly(resistively)-terminated LC-ladder frequency-planar networks. Such WDFs have directional filtering applications in space-time in areas such as ultra-wideband acoustical beamforming, video processing, and ultrasonic imaging. The implementation of zero initial conditions for both rectangular/linear arrays is considered. An example of $2^{nd}-order$ 2D IIR frequency-planar filter design and FPGA-implementation for space-time plane-wave filtering over uniform linear arrays is provided. The proposed FPGA circuit is simulated, using 2D impulse response tests and interference rejection models, to confirm correct operation of the WDF architecture. The FPGA implementation was targeted to a Xilinx Sx35–10ff668 device. Timing analysis shows a critical path delay of 145 ns, implying a real-time clock frequency of 6.9 MHz, and for 32 sensors, a linear-frame sampling frequency of 215 kHz.
Starting Page	1005
Ending Page	1008
File Size	1062164
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5537372
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multidimensional systems Hardware Filtering Frequency IIR filters Nonlinear filters Field programmable gate arrays Circuit testing Ultra wideband technology Array signal processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Digital filtering of toroidal sensor-array signals using 3D IIR frequency-planar filters

FPGA implementation of vector directional distance filter

Fully-multiplexed First-order 3D IIR Frequency-Planar Filter Module

Raster-scanned wave-digital filter architectures for multi-beam 2D IIR broadband beamforming

A cochlear filter implemented with a field-programmable gate array

Systolic array processors for 2D IIR spatio-temporal beamforming wave-digital filters (WDFs)

A low-complexity scanned-array 3D IIR frequency-planar filter

A Speed-Optimized Systolic Array Processor Architecture for Spatio-Temporal 2-D IIR Broadband Beam Filters

Single-chip FPGA architecture for 3D IIR broadband spatio-temporal beam plane-wave filters

Multidimensional raster-scanned LC-ladder wave-digital filter hardware for directional filtering in space-time

Similar Documents

Digital filtering of toroidal sensor-array signals using 3D IIR frequency-planar filters

FPGA implementation of vector directional distance filter

Fully-multiplexed First-order 3D IIR Frequency-Planar Filter Module

Raster-scanned wave-digital filter architectures for multi-beam 2D IIR broadband beamforming

A cochlear filter implemented with a field-programmable gate array

Systolic array processors for 2D IIR spatio-temporal beamforming wave-digital filters (WDFs)

A low-complexity scanned-array 3D IIR frequency-planar filter

A Speed-Optimized Systolic Array Processor Architecture for Spatio-Temporal 2-D IIR Broadband Beam Filters

Single-chip FPGA architecture for 3D IIR broadband spatio-temporal beam plane-wave filters

Multidimensional raster-scanned LC-ladder wave-digital filter hardware for directional filtering in space-time