NDLI: A 13MHz input, 480MHz output Fractional Phase Lock Loop with 1MHz bandwidth

Content Provider	IEEE Xplore Digital Library
Author	Kamath, A.S. Chattopadhyay, B.
Copyright Year	2010
Description	Author affiliation: Wireless Analog Base Band (WABB), Texas Instruments India Pvt. Ltd., Bangalore, India (Kamath, A.S.; Chattopadhyay, B.)
Abstract	A 13MHz input, 480MHz output Fractional Phase Lock Loop (PLL), having 1MHz bandwidth, is presented here. To handle the non-integer feedback divider ratio (480/13), a novel approach is chosen. A Delay Lock Loop (DLL) is used to generate 13 phases of the 480MHz VCO clock; one of these phases is multiplexed to an integer mode feedback divider; every reference cycle the multiplexer shifts to the adjacent phase, resulting in the period of the feedback clock, after the divider, being $1/13^{th}$ of a VCO clock period short of an integer multiple. This results in an effective fractional division. The Phase Detector (PD) does not see any phase errors due to this operation; hence no additional filtering is required in the loop. The loop bandwidth can therefore be maintained to a value as high as one tenth of the reference clock, in contrast to other popular fractional PLL schemes. The affect of the DLL to the PLL loop stability and jitter is analyzed and found to be non significant. The PLL can be re-configured to also support 15.36MHz and 16.8MHz in fractional mode, and 20MHz, 19.2MHz, 12MHz, 24MHz and 48MHz in integer mode, while always maintaining high bandwidth. The PLL is designed and simulated in 90nm CMOS. It occupies an area of 0.1 sq mm, and does not require off-chip components.
Starting Page	501
Ending Page	504
File Size	229444
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5537599
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Bandwidth Phase locked loops Clocks Voltage-controlled oscillators Feedback loop Tracking loops Multiplexing Phase detection Detectors Filtering
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in