NDLI: Softransceiver transmit origin offset compensation: Digital to the rescue of RF-CMOS

Content Provider	IEEE Xplore Digital Library
Author	Waheed, K. Kilpatrick, J. Sheets, G. Dawe, G.
Copyright Year	2010
Description	Author affiliation: Bitwave Semiconductors, Inc., 900 Chelmsford St, Tower 3, Floor 7, Lowell, MA 01851 (Waheed, K.; Kilpatrick, J.; Sheets, G.; Dawe, G.)
Abstract	Multi-mode, multi-band Softransceiver core allows seamless support for the second to the fourth generation of modern wireless standards. Targeting such a transceiver core becomes a stretch goal as one implementation needs to simultaneously meet the conflicting requirements for various standards. Such a goal is achieved by designing radio-frequency and baseband circuits such that various operational parameters can be tweaked using a standard-specific configuration file. This is aided by addition of quality calibration hardware and algorithms. However, the wireless performance needs to be guaranteed across varying temperatures and voltages. This is achieved using active compensation loops, which keep the transceiver parameters at their optimum levels during operation. This work describes a practical origin offset compensation scheme employed for the transmit (Tx) path, which allows for the specification compliant performance across temperature, voltage and process over the required power control range.
Starting Page	817
Ending Page	820
File Size	303364
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5537440
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transceivers Radio frequency Baseband Calibration Radio transmitters Circuits Voltage Weight control Hardware Temperature
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in