NDLI: Improving energy efficiency of functional units by exploiting their data-dependent latency

Content Provider	IEEE Xplore Digital Library
Author	Shih-Hao Ou Yen-Cheng Lin Tay-Jyi Lin Chih-Wei Liu
Copyright Year	2010
Description	Author affiliation: Department of Electronics Engineering, National Chiao Tung University, Taiwan (Shih-Hao Ou; Yen-Cheng Lin; Tay-Jyi Lin; Chih-Wei Liu)
Abstract	Conventional timing-optimized synchronous circuit is designed and constrained by the longest critical path delay, i.e. the worst-case design. However, the path delay of the circuit is absolutely data-dependent. In the example of an 8-bit multiplier simulation, for the 10,000 random input patterns, only about 1% of the input patterns exercise the critical path. This fact motivates us to exploit data-dependent latency of the functional unit to achieve significant energy reduction with negligible performance degradation. In this paper, we propose a design flow for the energy-efficient, variable-latency functional unit which exploits the data-dependent latency. In the 8-bit signed Booth-Wallace multiplier simulation (clock period: 1.2ns @UMC 90nm CMOS cell library), the proposed design can save energy by 21% with only 0.17% performance degradation. Besides, compared to other popular energy reduction technique, the pipelined architecture, for the classical 5-stage RISC processor, the proposed technique improves about 23–28% energy-delay metric performance efficiency.
Starting Page	4165
Ending Page	4168
File Size	319819
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5537593
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy efficiency Delay Clocks Energy consumption Timing Degradation Circuit synthesis Reduced instruction set computing Industrial electronics Data engineering
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

200-MHz superscalar RISC microprocessor

Energy-efficient RISC design with on-demand circuit-level timing speculation

Improving datapath utilization of programmable DSP with composite functional units

Low power floating point MAFs-a comparative study

ARM7TDMI power consumption

Exploiting Data-Dependent Slack Using Dynamic Multi-VDD to Minimize Energy Consumption in Datapath Circuits

A 600MHz superscalar floating point processor

200 MHz superscalar RISC processor circuit design issues

Energy efficient code generation exploiting reduced bit-width instruction set architectures (rISA)

Improving energy efficiency of functional units by exploiting their data-dependent latency

Similar Documents

200-MHz superscalar RISC microprocessor

Energy-efficient RISC design with on-demand circuit-level timing speculation

Improving datapath utilization of programmable DSP with composite functional units

Low power floating point MAFs-a comparative study

ARM7TDMI power consumption

Exploiting Data-Dependent Slack Using Dynamic Multi-VDD to Minimize Energy Consumption in Datapath Circuits

A 600MHz superscalar floating point processor

200 MHz superscalar RISC processor circuit design issues

Energy efficient code generation exploiting reduced bit-width instruction set architectures (rISA)

Improving energy efficiency of functional units by exploiting their data-dependent latency