NDLI: Real-time multi-board architecture for analog spiking neural networks

Content Provider	IEEE Xplore Digital Library
Author	Saïghi, S. Tomas, J. Bornat, Y. Belhadj, B. Malot, O. Renaud, S.
Copyright Year	2010
Description	Author affiliation: IMS Laboratory - Engineering of Neuromophic Systems Group, University of Bordeaux - CNRS Talence, France (Saïghi, S.; Tomas, J.; Bornat, Y.; Belhadj, B.; Malot, O.; Renaud, S.)
Abstract	In this paper, we present a multi-board system based on analog neuromimetic ICs. These ICs compute in realtime conductance-based models. These models are implemented in a modular architecture based on our analog IPs. Each IC includes five neurons and analog memory cells to set and store the conductance model parameters, and eventually optimize it to compensate the analog circuit variability. The circuits are embedded in a multi-board system able to host up to 120 neurons spread across 6 boards all connected to a backplane with daisy-chain facilities. Each action potential computed by analog neuromimetic chips is time-stamped when detected by digital device (FPGA). These FPGAs are also in charge of the real-time plasticity computation and of controlling inter-boards communication. The system is designed to compute programmable models and connectivity schemes.
Starting Page	1939
Ending Page	1942
File Size	360480
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5538039
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Neural networks Computer architecture Integrated circuit modeling Neurons Field programmable gate arrays Analog integrated circuits Analog memory Analog circuits Backplanes Analog computers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA-based architecture for real-time synaptic plasticity computation

A field programmable neural array

Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks

Characteristics of an integrated programmable interconnect array for analog circuits applications

FPGA Based Silicon Spiking Neural Array

An FPGA based simulation acceleration platform for spiking neural networks

A Hardware Architecture for Image Clustering Using Spiking Neural Networks

A nanoelectronic building block for Spiking Neural Networks

Implementation of Artificial Neural Network for Real Time Applications Using Field Programmable Analog Arrays

Real-time multi-board architecture for analog spiking neural networks

Similar Documents

FPGA-based architecture for real-time synaptic plasticity computation

A field programmable neural array

Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks

Characteristics of an integrated programmable interconnect array for analog circuits applications

FPGA Based Silicon Spiking Neural Array

An FPGA based simulation acceleration platform for spiking neural networks

A Hardware Architecture for Image Clustering Using Spiking Neural Networks

A nanoelectronic building block for Spiking Neural Networks

Implementation of Artificial Neural Network for Real Time Applications Using Field Programmable Analog Arrays

Real-time multi-board architecture for analog spiking neural networks