NDLI: A SPT treatment to the bit serial realization of the sign-LMS based adaptive filter

Content Provider	IEEE Xplore Digital Library
Author	Choudhary, S. Mukherjee, P. Chakraborty, M.
Copyright Year	2010
Description	Author affiliation: Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India (Choudhary, S.; Mukherjee, P.; Chakraborty, M.)
Abstract	This paper presents a bit serial realization of the sign-LMS based adaptive filter which enjoys multiplier free weight update loop. To reduce the complexity of the multipliers that arise in the filtering process, the filter weights are represented in the so-called canonic SPT form which guarantees presence of at least one zero between every two non-zero power-of-two terms. As the filter weights are not fixed but updated in time, it is essential to ensure that the canonic SPT format is retained in the updated filter coefficients. For this, a bit serial adder is proposed that takes as input two numbers in canonic SPT and produces an output also in canonic SPT. It is further shown how the canonic SPT property of the input can be used to reduce the complexity of the adder. For the filtering part, a bit serial multiplier is developed that takes one input (i.e., data bits) in 2's complement form and the other input (i.e., weight bits) in canonic SPT, producing the result in 2's complement. The multiplication can not, however, be realized using a few fixed shift and add operations, since the position of the non-zero SPT terms in the canonic SPT expression of each coefficient changes with time. The proposed multiplier instead multiplies the 2's complement number with pairs of consecutive SPT bits of the other number. The resulting partial products can be realized using simple AND-OR logic.
Starting Page	2678
Ending Page	2681
File Size	188185
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5537042
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Adaptive filters Circuits Digital filters Paper technology Logic Silicon Quantization Error correction Filtering algorithms Least squares approximation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in