NDLI: History and future of auditory filter models

Content Provider	IEEE Xplore Digital Library
Author	Lyon, R.F. Katsiamis, A.G. Drakakis, E.M.
Copyright Year	2010
Description	Author affiliation: Toumaz Technology, Ltd. Bldg. 3, 115 Milton Park Abingdon OX14 4RZ, UK (Katsiamis, A.G.) \|\| Department of Bioengineering The Sir Leon Bagrit Centre Imperial College London, South Kensington Campus, London SW7 2AZ, UK (Drakakis, E.M.) \|\| Google, Inc. 1600 Amphitheatre Parkway Mountain View, CA 94043 (Lyon, R.F.)
Abstract	Auditory filter models have a history of over a hundred years, with explicit bio-mimetic inspiration at many stages along the way. From passive analogue electric delay line models, through digital filter models, active analogue VLSI models, and abstract filter shape models, these filters have both represented and driven the state of progress in auditory research. Today, we are able to represent a wide range of linear and nonlinear aspects of the psychophysics and physiology of hearing with a rather simple and elegant set of circuits or computations that have a clear connection to underlying hydrodynamics and with parameters calibrated to human performance data. A key part of the progress in getting to this stage has been the experimental clarification of the nature of cochlear nonlinearities, and the modelling work to map these experimental results into the domain of circuits and systems. No matter how these models are built into machine-hearing systems, their bio-mimetic roots will remain key to their performance. In this paper we review some of these models, explain their advantages and disadvantages and present possible ways of implementing them. As an example, a continuous-time analogue CMOS implementation of the One Zero Gammatone Filter (OZGF) is presented together with its automatic gain control that models its level-dependent nonlinear behaviour.
Starting Page	3809
Ending Page	3812
File Size	202142
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5537724
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	History Digital filters Semiconductor device modeling Passive filters Delay lines Very large scale integration Active shape model Psychology Physiology Auditory system
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Battery-powered digital CMOS design

A 200 MHz, 3 mW, 16-tap mixed-signal FIR filter

Locally recurrent networks with multiple time-scales

A timing model for VLSI CMOS circuits verification and optimization

A CMOS VLSI cochlea

Analog 2D fan filters from discrete domain transfer functions

Analog auditory perception model for robust speech recognition

VLSI implementation of a new bit-level pipelined architecture for 2-D allpass digital filters

Behavioral EMI models of complex digital VLSI circuits

History and future of auditory filter models

Similar Documents

Battery-powered digital CMOS design

A 200 MHz, 3 mW, 16-tap mixed-signal FIR filter

Locally recurrent networks with multiple time-scales

A timing model for VLSI CMOS circuits verification and optimization

A CMOS VLSI cochlea

Analog 2D fan filters from discrete domain transfer functions

Analog auditory perception model for robust speech recognition

VLSI implementation of a new bit-level pipelined architecture for 2-D allpass digital filters

Behavioral EMI models of complex digital VLSI circuits

History and future of auditory filter models