NDLI: A single bit memory per pixel time domain DPS using multi-reset integration scheme

Content Provider	IEEE Xplore Digital Library
Author	Léomant, S. Xiajun Wu Bermak, A.
Copyright Year	2010
Description	Author affiliation: ECE Department, Hong Kong University of Science and Technology, Hong Kong (Léomant, S.; Xiajun Wu; Bermak, A.)
Abstract	In this paper, a compact time-domain Digital Pixel Sensor (DPS) is proposed. The Pulse Width Modulation (PWM) based sensor employs a multi-reset integration scheme enabling sequential acquisition of high resolution (8-bit) light intensity while using only a single pixel memory. The proposed multi-reset integration method reduces the memory requirements at the pixel-level, without impacting the pixel encoding resolution, as only one bit memory per pixel is required compared to the eight bits memory in conventional pixel architecture. As a consequence, both the pixel size and the fill factor are significantly improved. A near-optimal timing control unit coupled with a linearization circuit is proposed in order to limit the timing penalty incurred by the proposed integration method enabling to maintain high frame rates. A 64×64 sensor array was fabricated using AMS 0.35μm CMOS technology. A pixel size of 23µm × 21µm with a fill factor of 23% is achieved, resulting in over 75% reduction in terms of pixel size and doubling the pixel fill-factor as compared to a conventional 8-bit DPS. Simulation results demonstrate the feasibility of the proposed scheme while achieving a dynamic range higher than 100 dB as well as good linearity of the Analog to Digital Conversion (ADC) response.
Starting Page	353
Ending Page	356
File Size	387142
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5537788
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pulse width modulation Sensor arrays Timing CMOS technology Time domain analysis Space vector pulse width modulation Intensity modulation Optical modulation Encoding Coupling circuits fill factor CMOS DPS PWM
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in