NDLI: Mixed-signal system-on-chip verification using a recursively-verifying-modeling (RVM) methodology

Content Provider	IEEE Xplore Digital Library
Author	Shi, C.-J.R.
Copyright Year	2010
Description	Author affiliation: Department of Electrical Engineering, University of Washington, Seattle, WA 98105, USA (Shi, C.-J.R.)
Abstract	The verification of mixed-signal SoC is emerging as the most significant challenge, and with its cost surpassing the chip design cost. This paper presents a new automated verification methodology namely RVM (recursively verifying and modeling) and a set of supporting electronic design automation tools. The RVM methodology is built on the existing design flow and environments but with three major innovations to cope with custom-designed transistor blocks: a tool for automatically generating and validating simulation-efficiently behavioral models from a circuit netlist, a tool for characterizing and verifying the electrical rule correctness of analog blocks, and a hierarchical environment that allows designers to control the modeling and verification complexity. With the RVM methodology, analog circuits are verified in a way similar to the well-established digital verification. A set of industry benchmark results have shown that the RVM methodology is cable of reducing the verification time by potentially 100x to 1000x. With the increasing complexity of full-chip mixed-signal system-on-chip design, the RVM methodology is emerging as the only scalable verification solution.
Starting Page	1432
Ending Page	1435
File Size	757856
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5537313
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System-on-a-chip Costs Chip scale packaging Electronic design automation and methodology Technological innovation Character generation Circuit simulation Automatic generation control Analog circuits Electrical equipment industry
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in