NDLI: Low-dropout voltage reference: An approach to buffered architectures with low sensitivity

Content Provider	IEEE Xplore Digital Library
Author	Aminzadeh, H. Lotfi, R. Mafinezhad, K.
Copyright Year	2010
Description	Author affiliation: Department of Electrical Engineering, Ferdowsi University of Mashhad, Iran (Aminzadeh, H.; Lotfi, R.; Mafinezhad, K.)
Abstract	A modified circuit topology for bandgap references capable of providing very high load current with output which has small sensitivity against temperature variations is presented. Employing a proportional-to-absolute-temperature (PTAT) current source and a complementary-to-absolute-temperature (CTAT) voltage source in a novel closed-loop configuration, the output voltage can be tuned over a wide range of voltages lower or higher than Silicon bandgap voltage of 1.2V. These features make the configuration a promising competitor for low-dropout regulators. Low-power and low-voltage design considerations of the circuit offering many advantages are addressed. With different specifications, two design examples in 0.18-yKm standard CMOS technology are reported. Thanks to a modified amplifier topology, the 0.9V and 1.3V bandgap references have fast stable operation for the load currents ranging from 0mA to 100mA with load capacitors as low as 10pF and no equivalent series resistance (ESR). Simulated values of the temperature coefficient for both design cases are smaller than 37ppm/oC.
Starting Page	849
Ending Page	852
File Size	297692
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5537428
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Voltage Photonic band gap Circuit topology CMOS technology Temperature sensors Silicon Regulators Operational amplifiers Capacitors Paramagnetic resonance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in