NDLI: Genetic algorithm based topology generation for application specific Network-on-Chip

Content Provider	IEEE Xplore Digital Library
Author	Choudhary, N. Gaur, M.S. Laxmi, V. Singh, V.
Copyright Year	2010
Description	Author affiliation: Dept. of Computer Engineering, Malaviya National Institute of Technology, Jaipur, India (Choudhary, N.; Gaur, M.S.; Laxmi, V.) \|\| Super Computer Education & Research Centre, Indian Institute of Science, Bangalore, India (Singh, V.)
Abstract	Network-on-Chip (NoC) has been proposed as a solution for the communication challenges of System-on-chip (SoC) design in nanoscale technologies. Application specific SoC design offers the opportunity for incorporating custom NoC architectures that are more suitable for a particular application, and do not necessarily conform to regular topologies. The aim is to generate a custom NoC that maximizes performance under the given resource constraints. The paper presents a heuristic technique based on genetic algorithm for synthesis of custom NoC architectures along with requisite routing tables with the objective to improve communication load distributions in the network subject to the resource constraints in such a way that the overall communication throughput and latency improves.
Starting Page	3156
Ending Page	3159
File Size	715784
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5537952
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Genetic algorithms Network topology Network-on-a-chip Routing System recovery Bandwidth Computer networks Character generation Application software Genetic engineering
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Conjoined Irregular Topology and Routing Table Generation for Network-on-Chip

Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms

A methodology for design of application specific deadlock-free routing algorithms for NoC systems

Deadlock Free Routing Algorithms for Mesh Topology NoC Systems with Regions

GA-based floorplan-aware topology synthesis of application-specific network-on-chip

Contention-avoiding custom topology generation for network-on-chip

Cubic Ring Networks: A Polymorphic Topology for Network-on-Chip

An Efficient Adaptive Routing Algorithm for Application-Specific Network-on-Chip

A new application mapping algorithm for mesh based Network-on-Chip design

Genetic algorithm based topology generation for application specific Network-on-Chip

Similar Documents

Conjoined Irregular Topology and Routing Table Generation for Network-on-Chip

Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms

A methodology for design of application specific deadlock-free routing algorithms for NoC systems

Deadlock Free Routing Algorithms for Mesh Topology NoC Systems with Regions

GA-based floorplan-aware topology synthesis of application-specific network-on-chip

Contention-avoiding custom topology generation for network-on-chip

Cubic Ring Networks: A Polymorphic Topology for Network-on-Chip

An Efficient Adaptive Routing Algorithm for Application-Specific Network-on-Chip

A new application mapping algorithm for mesh based Network-on-Chip design

Genetic algorithm based topology generation for application specific Network-on-Chip