NDLI: Voltage island aware incremental floorplanning algorithm based on MILP formulation

Content Provider	IEEE Xplore Digital Library
Author	Xiang Qiu Yuchun Ma Xiangqing He Xianlong Hong
Copyright Year	2008
Description	Author affiliation: Inst. of Microelectron., Tsinghua Univ., Beijing, China (Xiang Qiu; Xiangqing He) \|\| Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China (Yuchun Ma; Xianlong Hong)
Abstract	Multiple supply voltages (MSV) is a widely-used technology in low power VLSI designs. In MSV design, the voltage island is a crucial concern that the blocks with the same voltage level are clustered into one or more voltage islands to reduce the cost of voltage supply network and level converter. In traditional MSV design approaches, the high level synthesis and physical exploring iterate with each other to achieve the convergence. During the iteration process, some incremental changes on voltage assignment are requested by re-synthesis processes so that the packing results need to be changed accordingly. In this paper, we propose a voltage island aware incremental floorplanning approach to handle the incremental requests. Instead of randomly exploring the packing solution spaces to cope with the required modifications, our algorithm can predict the area and wire length cost of incremental floorplanning efficiently and then move the block with voltage reassigned to the desired voltage island using MILP-based approach. During the incremental floorplanning, the chip area and the wire length are optimized simultaneously, and the performance would not be compromised. The experimental results show our algorithm is promising. To the best of our knowledge, this algorithm is the first incremental floorplanning algorithm that can handle the voltage island constraints.
Starting Page	2264
Ending Page	2267
File Size	1894332
Page Count	4
File Format	PDF
ISBN	9781424421855
DOI	10.1109/ICSICT.2008.4735021
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-20
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Voltage Wire Costs Prediction algorithms Very large scale integration Integrated circuit interconnections White spaces Delay Helium Microelectronics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A divide-and-conquer 2.5-D floorplanning algorithm based on statistical wirelength estimation

Parallel regeneration of interconnections in VLSI & ULSI circuits

A novel performance-driven placement based on hybrid genetic algorithm

VLSI floorplanning with boundary constraints based on corner block list

A parallel VLSI floorplanning algorithm using corner block list topological representation

Placement-aware 3D floorplanning

VGTA: variation-aware gate timing analysis

A delay metric for VLSI interconnect

A performance driven macro-cell placement algorithm

Voltage island aware incremental floorplanning algorithm based on MILP formulation

Similar Documents

A divide-and-conquer 2.5-D floorplanning algorithm based on statistical wirelength estimation

Parallel regeneration of interconnections in VLSI & ULSI circuits

A novel performance-driven placement based on hybrid genetic algorithm

VLSI floorplanning with boundary constraints based on corner block list

A parallel VLSI floorplanning algorithm using corner block list topological representation

Placement-aware 3D floorplanning

VGTA: variation-aware gate timing analysis

A delay metric for VLSI interconnect

A performance driven macro-cell placement algorithm

Voltage island aware incremental floorplanning algorithm based on MILP formulation