NDLI: Source/Drain junction integration issues in submicron Ge MOSFETs

Content Provider	IEEE Xplore Digital Library
Author	Simoen, E. Satta, A. Eneman, G. Brunco, D.P. De Jaeger, B. Opsomer, K. Meuris, M. Claeys, C.
Copyright Year	2008
Description	Author affiliation: IMEC, Leuven, Belgium (Simoen, E.; Satta, A.; Eneman, G.; Brunco, D.P.; De Jaeger, B.; Opsomer, K.; Meuris, M.; Claeys, C.)
Abstract	Source/Drain (S/D) engineering in Ge MOSFETs is a complex interplay of various factors, including ion implantation and annealing conditions, electrical activation, the defectiveness of the starting substrate and the contact technology. Some of these aspects will be covered in the following manuscript. It is shown that the formation of highly n-type doped S/D regions suffers from a concentration-enhanced diffusion and an activation ceiling at 5-6 × $10^{19}$ $cm^{-3},$ which is insufficient for the (sub)-22 nm CMOS node. Techniques to reduce the enhanced diffusion, like co-implantation with N or C or ultra-fast annealing are discussed, but at the same time do not seem to break the activation barrier. The formation of highly B-doped $p^{+}$ junctions, on the other hand, does not suffer from enhanced diffusion, while active concentrations in the low $10^{20}$ $cm^{-3}$ range can be achieved with standard Rapid Thermal Annealing. Only for low-energy B implants typical for extensions, evidence of interstitial-mediated Transient-Enhanced Diffusion (TED) is obtained. The main issue for $p^{+}$ S/D-junctions appears to be the fine-tuning of the halo implantation. It is shown that the junction leakage current increases quasi-exponentially with higher halo doping concentration. It is, finally, shown that the implementation of a NiGe contact metallization can give rise to a higher perimeter leakage current, associated with the formation of voids.
Starting Page	211
Ending Page	214
File Size	2260179
Page Count	4
File Format	PDF
ISBN	9781424421855
DOI	10.1109/ICSICT.2008.4734509
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-20
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MOSFETs Rapid thermal annealing Ion implantation Leakage current Solids Doping Metallization Contacts CMOS technology Implants
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High performance GeO2/Ge nMOSFETs with source/drain junctions formed by gas phase doping

Sub-0.1um MOSFETs with Sb source/drain extensions

Towards the limit of ion implantation and rapid thermal annealing as a technique for shallow junction formation

Improvement of leakage-current-related yield of SOI MOSFETs using nitrogen ion-implantation to the source and drain regions

Submicron CBiCMOS technology with new well and buried layer formed by multiple energy ion implantation

Accuracy of doping and process optimization for 0.18 μm PMOS technology

High-performance Deep Submicron Mosts With Polycrystalline-(Si, Ge) Gates

Integration of ultra-shallow junctions in sub-0.1 /spl mu/m CMOS transistors : what kind of process for a "safe" advanced technology?

Plasma doping and subsequent rapid thermal processing for ultra shallow junction formation

Source/Drain junction integration issues in submicron Ge MOSFETs

Similar Documents

High performance GeO2/Ge nMOSFETs with source/drain junctions formed by gas phase doping

Sub-0.1um MOSFETs with Sb source/drain extensions

Towards the limit of ion implantation and rapid thermal annealing as a technique for shallow junction formation

Improvement of leakage-current-related yield of SOI MOSFETs using nitrogen ion-implantation to the source and drain regions

Submicron CBiCMOS technology with new well and buried layer formed by multiple energy ion implantation

Accuracy of doping and process optimization for 0.18 μm PMOS technology

High-performance Deep Submicron Mosts With Polycrystalline-(Si, Ge) Gates

Integration of ultra-shallow junctions in sub-0.1 /spl mu/m CMOS transistors : what kind of process for a "safe" advanced technology?

Plasma doping and subsequent rapid thermal processing for ultra shallow junction formation

Source/Drain junction integration issues in submicron Ge MOSFETs