NDLI: Precision ion implantation: A critical tool for advanced device processing

Content Provider	IEEE Xplore Digital Library
Author	Gossmann, H.-J.L. Thanigaivelan, T. Hatem, C.
Copyright Year	2008
Description	Author affiliation: Varian Semicond. Equip. Assoc., Gloucester, MA, USA (Gossmann, H.-J.L.; Thanigaivelan, T.; Hatem, C.)
Abstract	The scaling requirements of device technologies beyond 100 nm can only be satisfied by careful thermal process and defect engineering. We will demonstrate the need for precision ion implantation by focusing on three areas: (1) Junction Formation: Thermal processes trend to ultimately diffusion-less anneals such as laser or flash annealing. As a consequence, the final dopant distribution is more and more dominated by the as-implanted one, which makes implant angle precision imperative. Using TCAD simulations we analyze implant precision requirements for 32 nm half-pitch high-performance logic. A Pareto chart of process variables and their impact on transistor Idsat is developed. (2) Well Formation: Changing the implant angles during well formation to 0° results in improved STI isolation or alternatively in significant die-size reduction. Additionally, channeling implants produce less defects in the surface region leading to a reduction in leakage. Using TCAD simulations of a 80 nm DRAM technology we analyze both aspects quantitatively. (3) Elimination of Residual Damage After Diffusion-Less Anneal: We present results of two techniques designed to eliminate residual damage without the need for a post-anneal thermal process step. Both methods rely on supplementing and/or enhancing amorphization during implantation.
Starting Page	1296
Ending Page	1299
File Size	3055756
Page Count	4
File Format	PDF
ISBN	9781424421855
DOI	10.1109/ICSICT.2008.4734792
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-20
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Ion implantation Implants Analytical models Shadow mapping Thermal engineering Random access memory Isolation technology Simulated annealing Logic devices FETs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in