NDLI: A 10-bit 50-MS/s SAR ADC for dual-voltage domain portable systems

Content Provider	IEEE Xplore Digital Library
Author	Wei-Hao Tsai Che-Hsun Kuo Soon-Jyh Chang Li-Tse Lo Ying-Cheng Wu Chun-Jen Chen
Copyright Year	2015
Description	Author affiliation: Dept. of Electr. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan (Wei-Hao Tsai; Che-Hsun Kuo; Soon-Jyh Chang) \|\| Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan (Li-Tse Lo; Ying-Cheng Wu; Chun-Jen Chen)
Abstract	The analog-to-digital converter (ADC) is an essential component providing the interface between the sensed analog signal and the corresponding digital representation for a portable ultrasonic systems. In order to extend the battery life for the portable system, a low-voltage ADC is crucial for saving the power. However, the sensed analog signal is usually larger than the tolerable range of a low-voltage ADC. A level shifter, which possibly consumes more power than ADC, is therefore adopted to solve this problem. This paper presents a 10-bit 50-MS/s successive approximation register (SAR) ADC by manipulating simple but effective circuit design techniques to operate at dual-voltage domain without the need of an additional level shifter for shrinking the input signals. Particularly, we propose a technique to implement the ADC with 3.3-V I/O devices and 1.2V MOS transistors. The proof-of-concept design was fabricated in TSMC 130-nm 1P8M CMOS technology. It consumes 1.6 mW at a 50 MS/s sampling frequency and about 2 MHz sinusoidal input signal with 1.65V input common-mode voltage and 2Vp-p differential input amplitude. The measurement result shows an ENOB of 9.15 bits, and both the DNL and INL are within 1 LSB. The active area is 0.226 $mm^{2}.$
Starting Page	2425
Ending Page	2428
File Size	1105348
Page Count	4
File Format	PDF
ISBN	9781479983919
DOI	10.1109/ISCAS.2015.7169174
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-05-24
Publisher Place	Portugal
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Capacitors Switches Metals Power demand Latches Frequency measurement Arrays portable Analog-to-digital converter (ADC) successive approximation register (SAR) dual-voltage domain
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in