NDLI: Below 45nm low-k layer stress minimization guide for high-performance flip-chip packages with copper pillar bumping

Content Provider	IEEE Xplore Digital Library
Author	Min Woo Lee Jin Young Kim Jae Dong Kim Choon Heung Lee
Copyright Year	2010
Description	Author affiliation: Amkor Technology Korea, 280-8,2-ga, Seongsu-dong Seongdong-gu, Seoul, Korea (Jin Young Kim; Jae Dong Kim; Choon Heung Lee) \|\| Fairchild Semiconductor Korea, 82-3, Dodang-dong, Wonmi-gu, Bucheon, Gyeonggi-do, Korea (Min Woo Lee)
Abstract	In this paper, the FEM based various parametric studies such as packaging material and structural effects, under bump metallization and passivation structures and material property effects on the low k layer are investigated for the flip-chip packaging with Cu pillar interconnection. The results showed that the stress of the low k layer is directly concerned wirh the CTE mismatch between low k die and substrate constrained by Cu pillar and maximized at the bump near the die corner after flip chip attach process before underfill. The stress contour shows that the low k area is affected by both tensile stress and compressive stress. The experimentally inspected low k damaged area showed half moon shape which reveals the failure mode is closely related with the tensile stress near the Al to Cu pillar interface. The comparison results show that the Cu pillar has 20% higher stress than lead free solder and 40% than eutectic solder case. The structural DOE shows that the reducing flip-chip die and substrate thickness and also reducing passivation opening cases showed effective for reducing low k stress after flip chip attach. After underfill and mold or MUF only process, stress change of low k layer showed good agreement to the CTE variation of underfill or MUF which means thermal expansion of underfill / MUF is governing factor for low k stress for the after assembly. Compared with CUF, MUF which has lower CTE than CUF showed relatively lower stress on the low k layer. By applying optimized structure and material properties of package, UBM and passivation layers, the stress of the low k layer can be reduced to the relatively safe level where the stress is lower than the eutectic solder applied case of the reference structure.
Starting Page	1623
Ending Page	1630
File Size	1840511
Page Count	8
File Format	PDF
ISBN	9781424464104
ISSN	05695503
e-ISBN	9781424464128
e-ISBN	9781424464111
DOI	10.1109/ECTC.2010.5490766
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Packaging Copper Thermal stresses Tensile stress Passivation Compressive stress Material properties Flip chip Parametric study Inorganic materials
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Package design and materials selection optimization for overmolded flip chip packaging

The evaluation of flip chip bumping on Cu/low-/spl kappa/ wafer

Investigation and minimization of underfill delamination in flip chip packages

Stress Studies to Optimize the FCBGA Bumping Structure

Molded underfill technology for low-k flip chip packages

Underfill delamination to chip sidewall in advanced flip chip packages

Interfacial fracture analysis of underfill delamination and flip chip reliability optimization

Direct measurement of local stress in first-level flip-chip organic packages

Chip/package interactions on advanced flip-chip packages: Mechanical investigations on copper pillar bumping

Below 45nm low-k layer stress minimization guide for high-performance flip-chip packages with copper pillar bumping

Similar Documents

Package design and materials selection optimization for overmolded flip chip packaging

The evaluation of flip chip bumping on Cu/low-/spl kappa/ wafer

Investigation and minimization of underfill delamination in flip chip packages

Stress Studies to Optimize the FCBGA Bumping Structure

Molded underfill technology for low-k flip chip packages

Underfill delamination to chip sidewall in advanced flip chip packages

Interfacial fracture analysis of underfill delamination and flip chip reliability optimization

Direct measurement of local stress in first-level flip-chip organic packages

Chip/package interactions on advanced flip-chip packages: Mechanical investigations on copper pillar bumping

Below 45nm low-k layer stress minimization guide for high-performance flip-chip packages with copper pillar bumping