NDLI: FPGA-based compression of streaming x-ray photon correlation spectroscopy data

Content Provider	IEEE Xplore Digital Library
Author	Madden, T. Jemian, P. Narayanan, S. Sandy, A. Sikorski, M. Sprung, M. Weizeorick, J.
Copyright Year	2010
Description	Author affiliation: X-ray Science Division at Argonne National Laboratory, Argonne, IL, 60439 USA (Madden, T.; Jemian, P.; Narayanan, S.; Sandy, A.; Sikorski, M.; Weizeorick, J.) \|\| Petra-III, DESY, Hamburg, Germany (Sprung, M.)
Abstract	A data acquisition system to perform real-time background subtraction and lower-level-discrimination-based compression of streaming x-ray photon correlation spectroscopy (XPCS) data from a fast charge-coupled device (CCD) area detector has been built and put into service at the Advanced Photon source (APS) at Argonne National Laboratory. A commercial frame grabber with on-board field-programmable gate array (FPGA) was used in the design, and continuously processes 60 frames per second each consisting of 1,024 × 1,024 pixels with up to 64512 photon hits per frame.
Starting Page	730
Ending Page	733
File Size	1320270
Page Count	4
File Format	PDF
ISBN	9781424491063
ISSN	10957863
e-ISBN	9781424491056
DOI	10.1109/NSSMIC.2010.5873854
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-30
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Image coding Pixel Random access memory Detectors Streaming media Speckle field-programmable gate array (FPGA) x-ray photon correlation spectroscopy (XPCS) x-ray intensity fluctuation spectroscopy (XIFS)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA implementation of HOG based pedestrian detector

Architecture driven memory allocation for FPGA based real-time video processing systems

The FPGA implementation of dictionary; HW consumption versus latency

Pixelated detector with photon address event driven time stamping and correlation

FPGA-based Neural Network for Nonuniformity Correction on Infrared Focal Plane Arrays

A two stage template matching algorithm and its İmplementation on FPGA

Field Programmable Gate Array Implementation of Parts-Based Object Detection for Real Time Video Applications

An improved method for the real-time pulse compression based on FPGA

FPGA design of H.264/AVC intra-frame prediction architecture for high resolution video encoding

FPGA-based compression of streaming x-ray photon correlation spectroscopy data

Similar Documents

FPGA implementation of HOG based pedestrian detector

Architecture driven memory allocation for FPGA based real-time video processing systems

The FPGA implementation of dictionary; HW consumption versus latency

Pixelated detector with photon address event driven time stamping and correlation

FPGA-based Neural Network for Nonuniformity Correction on Infrared Focal Plane Arrays

A two stage template matching algorithm and its İmplementation on FPGA

Field Programmable Gate Array Implementation of Parts-Based Object Detection for Real Time Video Applications

An improved method for the real-time pulse compression based on FPGA

FPGA design of H.264/AVC intra-frame prediction architecture for high resolution video encoding

FPGA-based compression of streaming x-ray photon correlation spectroscopy data