Please wait, while we are loading the content...
Please wait, while we are loading the content...
Content Provider | IEEE Xplore Digital Library |
---|---|
Author | Meyer, D.J. Bass, R. Katzer, D.S. Deen, D.A. Binari, S.C. Daniels, K.M. Eddy, C.R. |
Copyright Year | 2009 |
Description | Author affiliation: Naval Research Laboratory, Electronics Science and Technology Division, U.S.A (Meyer, D.J.; Bass, R.; Katzer, D.S.; Deen, D.A.; Binari, S.C.; Daniels, K.M.; Eddy, C.R.) |
Abstract | GaN based transistors have recently demonstrated record high RF output power density at 4 and 8 GHz through refinements in materials growth and improved device design involving field plates [1]. However, to push GaN HEMT performance into the mm-wavelength frequency range (30–300 GHz) will require the use of other innovative solutions that maintain high device breakdown voltages while avoiding the incurrence of additional parasitic capacitance. High-κ dielectric gate insulators can reduce gate leakage current and improve breakdown voltage [2], but often require a blanket deposition that may degrade frequency performance due to fringing capacitance or trapping/charging effects in the gate-source and gate-drain access regions [3]. Removing the high-K dielectric in the access regions with plasma etching can present challenges in reproducibility or induce crystalline damage/surface modification that can degrade 2DEG channel properties. The devices in this study demonstrate a novel process methodology that allows for a self-aligned ALD AlO gate insulator to be placed directly under the T-gate footprint and not in the access regions. After gate contact formation, standard PECVD SiN passivation can be applied just as in a conventional HEMT process. Preliminary devices show promising results that this technique can be used to achieve high power mm-wave performance. |
Starting Page | 1 |
Ending Page | 2 |
File Size | 123858 |
Page Count | 2 |
File Format | |
ISBN | 9781424460304 |
DOI | 10.1109/ISDRS.2009.5378279 |
Language | English |
Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Publisher Date | 2009-12-09 |
Publisher Place | USA |
Access Restriction | Subscribed |
Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Subject Keyword | HEMTs MODFETs Gallium nitride Passivation Insulation Radio frequency Leakage current Dielectrics Plasma applications Plasma devices |
Content Type | Text |
Resource Type | Article |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
Sl. | Authority | Responsibilities | Communication Details |
---|---|---|---|
1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
Loading...
|