NDLI: A systematic approach to qualification of 90 nm low-K flip-chip packaging

Content Provider	IEEE Xplore Digital Library
Author	Vissa, U. Butel, N. Rowatt, J. Thielen, C. McCann, D. Collins, J.
Copyright Year	2006
Description	Author affiliation: Avago Technol., Fort Collins, CO (Vissa, U.; Butel, N.; Rowatt, J.; Thielen, C.)
Abstract	Challenges associated with low-K flip-chip packaging arise from properties inherent with the dielectric material properties, i.e., lower strength, lower adhesions, and higher TCE (as compared to FSG dielectrics). In order to assemble and qualify a reliable and robust package, a lot of attention needs to be focused on items like material selection, bump type and bump distribution. This paper explains the step by step approach taken by Avago Technologies Imaging Systems Division (ISD), in partnership with Amkor Technology to successfully qualify a production ready process for 90 nm low-K flip chip using both ceramic HITCE and built-up laminate substrate technologies. This was implemented successfully on a new set of advanced laminate material with stacked vias and via on plated thru hole and eliminated electroless nickel immersion gold (ENIG) surface finish. Details of the test vehicles used and the test programs have been provided as well. The experiments will be discussed in detail, along with the assembly process steps and the underfills used, focusing on the properties that are important to stress reduction. The reliability test results - JEDEC for the component level tests (pop corning, temperature cycle, high temperature storage and biased HAST) are also presented. The process robustness was addressed by extending the reliability test read points to 2000 temperature cycles and 2000 hours of high temperature storage. Failure analysis results will be discussed where appropriate. Finally, the qualification results with the frozen process are presented and discussed
File Size	2399727
File Format	PDF
ISBN	1424401526
ISSN	05695503
DOI	10.1109/ECTC.2006.1645618
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-05-30
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Qualifications Packaging Testing Temperature Dielectric materials Assembly Robustness Laminates Adhesives Materials reliability
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Underfill selection strategy for Pb-free, low-K and fine pitch organic flip chip applications

Reliability of high-end flip-chip package with large 45nm ultra low-k die

Advanced thermal interface materials for enhanced flip chip BGA

Optimization of the Thermomechanical Reliability of a 65 nm Cu/Low-$k$ Large-Die Flip Chip Package

Correlation of material properties to reliability performance of anisotropic conductive adhesive flip chip packages

High performance flip chip PBGA development

Adhesion issues in flip-chip on organic modules

Rapid Interface Reliability Testing of Flip Chip Encapsulants

Dielectric Integrity Test for Flip-Chip Devices with Cu/Low-k Interconnects

A systematic approach to qualification of 90 nm low-K flip-chip packaging

Similar Documents

Underfill selection strategy for Pb-free, low-K and fine pitch organic flip chip applications

Reliability of high-end flip-chip package with large 45nm ultra low-k die

Advanced thermal interface materials for enhanced flip chip BGA

Optimization of the Thermomechanical Reliability of a 65 nm Cu/Low-$k$ Large-Die Flip Chip Package

Correlation of material properties to reliability performance of anisotropic conductive adhesive flip chip packages

High performance flip chip PBGA development

Adhesion issues in flip-chip on organic modules

Rapid Interface Reliability Testing of Flip Chip Encapsulants

Dielectric Integrity Test for Flip-Chip Devices with Cu/Low-k Interconnects

A systematic approach to qualification of 90 nm low-K flip-chip packaging