NDLI: Direct generation of Spice compatible passive reduced order models of ground/power planes

Content Provider	IEEE Xplore Digital Library
Author	Myoung Joon Choi Kyu-Pyung Hwang Cangellaris, N.
Copyright Year	2000
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA (Myoung Joon Choi)
Abstract	The continuing growth of complexity in modern ULSI design, combined with sub-nanosecond switching speeds, have made necessary the careful assessment of issues such as interplane capacitance, decoupling capacitor selection and placement, as well as resonance effects in the power distribution network. Toward this objective, various research groups have proposed modeling methodologies based on a two-dimensional approximation of Maxwell's equations in the space between adjacent power/ground planes. In this paper, a solid power/ground plane pair is discretized by a distributed RLCG circuit. The resulting discrete model is used in conjunction with the passive reduced-order modeling algorithm PRIMA for the generation of low order, multi-port macromodels to be incorporated in non-linear circuit simulators such as SPICE. Through a rigorous mathematical and physical investigation of the distributed electromagnetic effects between power/ground planes, reliable estimates for the order of the reduced model are derived for accurate multiport modeling over a given frequency bandwidth. The numerical results show that the generated rules provide the robustness required for the numerical generation of guaranteed-passive, reduced order electrical models for power/ground plane structures of optimum complexity.
Starting Page	775
Ending Page	780
File Size	645514
Page Count	6
File Format	PDF
ISBN	0780359089
DOI	10.1109/ECTC.2000.853247
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-05-21
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Reduced order systems Circuits Frequency estimation Mathematical model Electromagnetic modeling Power generation Ultra large scale integration Capacitance Switched capacitor networks Resonance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Accurate power estimation for CMOS circuits

Frequency dependent boundedness property for switched capacitor networks

Ac analysis of idealized switched-capacitor circuits in spice-compatible programs.

Generalized LC multiple resonance networks

Modeling the switched-induced error voltage on a switched-capacitor

Block structure preserving model order reduction

Quasi-adiabatic 2×2 Barrel Shifter

Capacitance Modeling for Deep Submicron Thin Gate Oxide MOSFETs

Wave variable analysis of passive switched-capacitor circuits

Direct generation of Spice compatible passive reduced order models of ground/power planes

Similar Documents

Accurate power estimation for CMOS circuits

Frequency dependent boundedness property for switched capacitor networks

Ac analysis of idealized switched-capacitor circuits in spice-compatible programs.

Generalized LC multiple resonance networks

Modeling the switched-induced error voltage on a switched-capacitor

Block structure preserving model order reduction

Quasi-adiabatic 2×2 Barrel Shifter

Capacitance Modeling for Deep Submicron Thin Gate Oxide MOSFETs

Wave variable analysis of passive switched-capacitor circuits

Direct generation of Spice compatible passive reduced order models of ground/power planes