NDLI: Stacked double-flux-quantum output amplifier

Content Provider	IEEE Xplore Digital Library
Author	Herr, Q.P.
Copyright Year	2002
Abstract	A suitable data link from RSFQ to semiconductor electronics remains challenging. We report an output amplifier that uses a new pulse multiplier circuit. The pulse multiplier consists of several stages arranged in series; a double-flux-quantum gate at each stage promotes the SFQ pulse to the next stage. Characteristics of the circuit design are: 1) DC power. As with the DFQ gate, every unshunted Josephson junction in the amplifier is loaded by critically-damped junctions that prevent voltage-state modes. 2) Equal rise and fall times that scale with output amplitude. In our case, 50 ps rise and fall time and 1-2 mV output amplitude can be realized, which is ideal for a data rate of 10 Gb/s. 3) Quantum accurate voltage multiplication independent of bias current. 4) Non-return-to-zero (NRZ) operation. The circuit was designed and successfully tested in our 8 kA/cm/sup 2/ foundry process. A 60 GHz pulse train, generated on-chip, was gated with RSFQ logic to produce a data pattern that was then fed into a pulse multiplier of either ten or twenty stages. Voltage multiplication was observed with operating margins of /spl plusmn/21% on bias current. Fast rise time was directly observed; unfortunately, fall time was spoiled by ringing on a 1 ns time scale. It is plausible that small changes to the physical layout of the circuit would produce desired operation.
Sponsorship	Council on Superconductivity Appl. Superconductivity Conference Inc MIT
Starting Page	259
Ending Page	262
Page Count	4
File Size	469079
File Format	PDF
ISSN	10518223
Volume Number	15
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pulse amplifiers Voltage Josephson junctions Circuit testing Pulse circuits Circuit synthesis Design for quality Optical signal processing Foundries Pulse generation
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Experimental realization of a resistive single flux quantum logic circuit

Development of SQIF-Based Output Broad Band Amplifier

Single-flux-quantum counters for advanced Josephson primary voltage standards

77 GHz RSFQ counter for DC Josephson voltage standard applications

RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems

Flux trapping experiments in single flux quantum shift registers

One-frequency parametric amplifier using self-pumped Josephson junction

High-speed demonstration of an output interface driver for single-flux quantum systems

Inductive Isolation in Stacked SQUID Amplifiers

Stacked double-flux-quantum output amplifier

Similar Documents

Experimental realization of a resistive single flux quantum logic circuit

Development of SQIF-Based Output Broad Band Amplifier

Single-flux-quantum counters for advanced Josephson primary voltage standards

77 GHz RSFQ counter for DC Josephson voltage standard applications

RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems

Flux trapping experiments in single flux quantum shift registers

One-frequency parametric amplifier using self-pumped Josephson junction

High-speed demonstration of an output interface driver for single-flux quantum systems

Inductive Isolation in Stacked SQUID Amplifiers

Stacked double-flux-quantum output amplifier