NDLI: The effect of end of range loops on transient enhanced diffusion in Si

Content Provider	IEEE Xplore Digital Library
Author	Jones, K.S. Moller, K. Chen, J. Puga-Lambers, M. Law, M. Simons, D.S. Chi, P. Freer, B. Bernstein, J. Rubin, L. Simonton, R. Elliman, R.G. Petravic, M. Kringhoj, P.
Copyright Year	1996
Description	Author affiliation: Dept. of Mater. Sci. & Eng., Florida Univ., Gainesville, FL, USA (Jones, K.S.)
Abstract	In the Si IC industry today all highly doped, ion implanted regions were amorphized at one point. Upon annealing, it has generally been believed that dopant in the regrown silicon does not show any enhanced diffusion. The accepted model was that the end of range (EOR) dislocation loop density was sufficient to prevent the back flow of interstitials toward the surface by acting as a blocking layer. In this paper it is shown that conditions exist where significant transient enhanced diffusion (TED) of dopants in regrown silicon can occur for amorphizing implants of Si and Ge. The effect of implantation temperature and species on the amount of TED in the regrown silicon is studied. Comparison of SIMS and TEM results indicates the end of range damage is the source of the TED not defects grown in during the solid phase epitaxial regrowth process. In particular the dissolution of <311> defects in the EOR damage appears to account for a significant amount of the TED. Comparison of the magnitude of the back flow from several different experiments is presented. There appears to be an exponential dependence of the amount of back flow on the dislocation loop density in the EOR layer. Increasing loop density results in a decreasing back flow.
Starting Page	618
Ending Page	621
File Size	439039
Page Count	4
File Format	PDF
ISBN	078033289X
DOI	10.1109/IIT.1996.586476
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-06-16
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon Implants Annealing Semiconductor process modeling Temperature Materials science and technology Chemical technology Solids Amorphous materials Chemical engineering
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in