NDLI: Low dose ion implantation characterization for Vt control

Content Provider	IEEE Xplore Digital Library
Author	Short, A. Bala, K. Glawischnig, H.
Copyright Year	1996
Description	Author affiliation: IBM Corp., Hopewell Junction, NY, USA (Short, A.)
Abstract	Tight control of threshold voltages (Vt's) is required for DRAM, logic and analog designs. Process factors such as oxide thickness, implantation dose/energy, and substrate doping are critical to meet the product Vt targets and tolerances. The peak carrier densities of threshold voltage adjust implants used in DRAMs are located very close to the Si-SiO2 interface, In this paper, we apply an implant dose monitoring technique using Hg-gate MOS pulsed CV for optimization of low doses for control Vt's for N- and buried channel PFETs in quarter micron technology. This monitoring technique called Partial Implant Dose (PID) essentially measures a portion of the total implanted dose obtained by integrating the carrier concentration profile between two defined limits. PID measurements have been successfully applied to identify ion implanter tool problems. Tool stability, dose offsets and uniformity of different implanters were controlled by mapping PIDs for 200 mm wafers in a semi-manufacturing fab. Implant energies of 10-60 keV with a dose range of 1E12 to 7E12/cm/sup 2/ were used through 7.5 to 15 nm screen oxides. Furnace and RTA activations were examined. Al-gate MOS capacitors fabricated by evaporation of Al-dots through a shadow mask were used for comparison with Hg-gate PID measurements. The Hg-gate measurements predict that a 5% variation in nominal implanted dose correlates with a 5% variation in PIDs, Day to day dose repeatability for B+ 10 keV 5.5E12/cm/sup 2/ is about 1%. The in-line PID measurements are correlated with device Vt's.
Starting Page	202
Ending Page	205
File Size	344985
Page Count	4
File Format	PDF
ISBN	078033289X
DOI	10.1109/IIT.1996.586184
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-06-16
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Ion implantation Implants Voltage control Threshold voltage Monitoring Random access memory Logic design Doping Charge carrier density Stability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in