NDLI: Detailed analysis and computationally efficient modeling of ultra-shallow as-implanted profiles obtained by low energy B, BF/sub 2/, and As ion implantation

Content Provider	IEEE Xplore Digital Library
Author	Parab, K.B. Morris, M.F. Yang, S.-H. Morris, S.J. Tian, S. Obradovic, B. Tasch, A.F. Kamenitsa, D. Simonton, R. Magee, C.
Copyright Year	1996
Description	Author affiliation: Microelectron. Res. Center, Texas Univ., Austin, TX, USA (Parab, K.B.)
Abstract	With increasing levels of integration, future generations of integrated circuit technology will require extremely shallow dopant profiles. Ion implantation has long been used in semiconductor material processing and will be a vitally important technique for obtaining ultra-shallow dopant profiles. However, implant channeling for low energy ion implantation must be understood and minimized. We report the results of a detailed experimental analysis of 275 ultra-shallow boron, BF/sub 2/, and arsenic as-implanted profiles, and the development of an accurate and computationally efficient model for ultra-shallow B, BF/sub 2/, and As implants. The ultra-shallow dopant profiles have been modeled by using the Dual-Pearson approach, which employs a weighted sum of two Pearson functions to simulate the profiles. The computationally efficient model covers the following range of implant parameters: implant species B, BF/sub 2/, As; implant energies from 1 keV to 15 keV; any dose; tilt angles from 0/spl deg/ to 10/spl deg/; all rotation angles (0/spl deg/-360/spl deg/). This experimental analysis is important for the development of scaled devices with ultra-shallow junctions, and the computationally efficient model will enable process simulators to predict ultra-shallow as-implanted profiles accurately.
Starting Page	559
Ending Page	562
File Size	389163
Page Count	4
File Format	PDF
ISBN	078033289X
DOI	10.1109/IIT.1996.586444
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-06-16
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computational modeling Implants Ion implantation Boron Semiconductor process modeling Silicon Predictive models Mass spectroscopy Microelectronics Integrated circuit technology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in