NDLI: Design of a portable test facility for the ATLAS Tile Calorimeter front-end electronics verification

Content Provider	IEEE Xplore Digital Library
Author	Kim, H.Y. Akerstedt, H. Carrio, F. Moreno, P. Masike, T. Reed, R. Sandrock, C. Schettino, V. Shalyugin, A. Solans, C. Souza, J. Suter, R. Usai, G. Valero, A.
Copyright Year	2013
Description	Author affiliation: Dept. of Phys., Stockholm Univ., Stockholm, Sweden (Akerstedt, H.) \|\| JINR, Dubna, Russia (Shalyugin, A.) \|\| IFIC, Paterna, Spain (Carrio, F.; Valero, A.) \|\| High Energy Phys. Group, Univ. of Witwatersrand, Johannesburg, South Africa (Moreno, P.; Masike, T.; Reed, R.; Sandrock, C.; Suter, R.) \|\| UFJF, Juiz de Fora, Brazil (Schettino, V.; Souza, J.) \|\| CERN, Geneva, Switzerland (Solans, C.)
Abstract	The stand-alone test-bench deployed in the past for the verification of the Tile Calorimeter (TileCal) front-end electronics is reaching the end of its life cycle. A new version of the test-bench has been designed and built with the aim of improving the portability and exploring new technologies for future versions of the TileCal read-out electronics. An FPGA-based motherboard with an embedded hardware processor and a few dedicated daughter-boards are used to implement all the functionalities needed to interface with the front-end electronics (TTC, G-Link, CANbus) and to verify the functionalities using electronic signals and LED pulses. The new device is portable and performs well, allowing validation of the data transmission under realistic conditions. We discuss the system implementation and all the tests required to gain full confidence in the operation of the front-end electronics of the TileCal in the ATLAS detector.
Starting Page	1
Ending Page	4
File Size	214233
Page Count	4
File Format	PDF
e-ISBN	9781479905348
DOI	10.1109/NSSMIC.2013.6829751
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-10-27
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Maintenance engineering Tiles Hardware Detectors Large Hadron Collider Mesons Real-time systems ADC LHC ATLAS TileCal Maintenance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in