NDLI: A 2D 4×4 channel readout ASIC for pixelated CdTe detectors for medical imaging applications

Content Provider	IEEE Xplore Digital Library
Author	Macias-Montero, J.-G. Sarraj, M. Chmeissani, M. De Lorenzo, G. Puigdengoles, C. Martinez, R.
Copyright Year	2013
Description	Author affiliation: Texas Instrum. Inc., Dallas, TX, USA (Sarraj, M.) \|\| Inst. de Microelectron. de Barcelona, Barcelona, Spain (Martinez, R.) \|\| Inst. de Fis. d'Altes Energies, Barcelona, Spain (Macias-Montero, J.-G.; Chmeissani, M.; De Lorenzo, G.; Puigdengoles, C.)
Abstract	Based on the VIP-PIX architecture [1], the results of an integrated time to digital converter (TDC), a temperature sensor, and a 4 × 4 pixels readout integrated circuit (ROIC) for pixelated Cadmium Telluride (CdTe) gamma-ray detectors are presented. The developed circuits are the proof of concept of the 10×10 pixels array readout ASIC for positron-emission tomography (PET) scanners and Compton gamma cameras for the VIP pathfinder project [2]. Each individual pixel integrates a complete analog front-end, an analog to digital converter (ADC), configuration registers and a digital controller. For every event, it provides the energy deposited in the detector with 10-bit resolution, and a fast trigger signal for time stamp. Parameters such as the gain of the front-end, the fine tuning of the discriminator threshold, or the reset time are fully programmable externally and stored in a shadow register for higher robustness. The TDC, the temperature sensor, and the 16-pixel readout ICs have been fabricated with TSMC 0.25 μm mixed-signal CMOS technology. The TDC shows a sensitivity of 95.5 ps per ADC count and a resolution of 600 ps at full width half maximum (FWHM). The temperature sensor provides a sensitivity of 0.4 Celsius degrees per ADC count. At normal operation, the total power consumption of every pixel is 200 μW. At maximum gain and negative polarity conditions, an equivalent noise charge (ENC) of 152 $e^{-}$ RMS has been measured at room temperature. These results allow the integration of the fabricated circuits into the final 10 × 10 pixel matrix VIP-PIX ASIC.
Starting Page	1
Ending Page	7
File Size	657409
Page Count	7
File Format	PDF
e-ISBN	9781479905348
DOI	10.1109/NSSMIC.2013.6829022
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-10-27
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Detectors Application specific integrated circuits Energy resolution Noise Photonics Temperature sensors Positron emission tomography
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 2D $4!times! 4$ Channel Readout ASIC for Pixelated CdTe Detectors for Medical Imaging Applications

Toward VIP-PIX: A Low Noise Readout ASIC for Pixelated CdTe Gamma-Ray Detectors for Use in the Next Generation of PET Scanners

SENSROC4: An multichannel low-noise front-end readout ASIC dedicated to CZT detectors for PET imaging

A 30-ns recovery time, 11.5-nC input charge range, 16-channel read-out ASIC for PET application

A 2D 4×4 Channel Readout ASIC for Pixelated CdTe Detectors for Medical Imaging Applications

A 40-channel readout ASIC for ToF-PET

Advances in front-end readout ASIC design for PET imaging

Design of a Multichannel Low-Noise Front-End Readout ASIC Dedicated to CZT Detectors for PET Imaging

Development of Waveform Multiplexing Method With Decay Time Modulation for Front-End ASIC of Pixelated Detectors

A 2D 4×4 channel readout ASIC for pixelated CdTe detectors for medical imaging applications

Similar Documents

A 2D $4!times! 4$ Channel Readout ASIC for Pixelated CdTe Detectors for Medical Imaging Applications

Toward VIP-PIX: A Low Noise Readout ASIC for Pixelated CdTe Gamma-Ray Detectors for Use in the Next Generation of PET Scanners

SENSROC4: An multichannel low-noise front-end readout ASIC dedicated to CZT detectors for PET imaging

A 30-ns recovery time, 11.5-nC input charge range, 16-channel read-out ASIC for PET application

A 2D 4×4 Channel Readout ASIC for Pixelated CdTe Detectors for Medical Imaging Applications

A 40-channel readout ASIC for ToF-PET

Advances in front-end readout ASIC design for PET imaging

Design of a Multichannel Low-Noise Front-End Readout ASIC Dedicated to CZT Detectors for PET Imaging

Development of Waveform Multiplexing Method With Decay Time Modulation for Front-End ASIC of Pixelated Detectors

A 2D 4×4 channel readout ASIC for pixelated CdTe detectors for medical imaging applications