NDLI: CMOS APS with in-pixel discrimination and improved rolling shutter architecture for charged particle tracking

Content Provider	IEEE Xplore Digital Library
Author	Guilloux, F. Deǧerli, Y. Flouzat, C. Orsini, F. Venault, P.
Copyright Year	2013
Description	Author affiliation: CEA Saclay, IRFU, France (Guilloux, F.; Deǧerli, Y.; Flouzat, C.; Orsini, F.; Venault, P.)
Abstract	The tradeoff between readout speed, granularity, power consumption, material budget and radiation hardness has balanced in favor of CMOS Active Pixel Sensor (APS) technology for the pixel detector of the incoming ALICE Muon Forward Tracker experiment. In order to avoid pile-up effects in HL-LHC, the classical rolling shutter readout system of CMOS APS, dedicated to charged particle tracking, should be improved to overcome the readout speed limit induced by the row by row signal processing. The proposed solution is based on a novel pixel design including the sensing diode, the analogue signal amplification, a correlated double sampling circuit and an auto-zeroed differential discriminator, all within a 25 μm pitch square pixel. The resulting Rolling Shutter Binary Pixel architecture (RSBPix) allows more than two rows being readout simultaneously. This paper presents a RSBPix prototype designed and fabricated in a 0.18 μm CMOS Image Sensor process. A description of the ASIC architecture is provided, followed by the detailed test results from laboratory measurements. First achievements of a low temporal and fixed pattern noise, fast readout speed (160 ns per row) digital pixel are shown.
Starting Page	1
Ending Page	6
File Size	456944
Page Count	6
File Format	PDF
e-ISBN	9781479905348
DOI	10.1109/NSSMIC.2013.6829682
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-10-27
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Transistors CMOS integrated circuits Application specific integrated circuits Sensors Noise measurement
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in