Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Manessis, D. Shiu-Fang Yen Ostmann, A. Aschenbrenner, R. Reichl, H. |
| Copyright Year | 2007 |
| Description | Author affiliation: Tech. Univ. Berlin, Berlin (Manessis, D.) |
| Abstract | This paper focuses on the lamination technology employed for the development of a production-capable technology for embedding active components and chips into printed circuit boards (PCBs). The work is jointly performed by a consortium of partners from industry and research within the frame of the European research project "Hiding Dies". It turns out that if lamination principles from the conventional PCB manufacturing can be well tuned and controlled then chip embedding can be achieved by economic means. In specific, Resin-Coated-Copper (RCC) films can be laminated on assembled chips and components providing the polymer dielectric matrix for further 3D package processing. Lamination of RCC films can superbly replace the spin-coating processes. The chips are attached using adhesive pastes or adhesive films on multilayer FR4 boards. Precise thickness control of the adhesive is essential for maintaining uniform thicknesses of the build-up dielectric on top of the chip. Filled and no-filled epoxy RCC's have been successfully used to laminate very thin (~50mum) as well as relatively thick chips up to 200mum. The lamination pressure profile should be very carefully adjusted to avoid chip breakage upon lamination especially for the very thin chips. Pressures from 5 up to 20 bars and heating rates of 3degC/min and 8degC/min have been used to study the integrity of the resultant interfaces. Laminated samples were exposed to Thermal Cycling from -55degC to 125degC for 1000 cycles and to Jedec level 1 and 3 tests. Shear testing was also employed as evaluation tool for interface strength. From interface morphology and flatness standpoint, RCC's and the die attach materials provide flatness, parallelism and a desirable 20-30mum epoxy thickness above the chip for optimum via laser drilling to chip pads in chip-in-polymer process. After 1000 thermal cycles, there are no signs of interface delaminations. However, after JEDEC level 1, interface delamination occurs at the interfaces of RCC-Cu/epoxy, epoxy/chip and chip/die attach material. Lamination at the highest heating rate and pressures of 5 and 10 bar yields interfaces with many voids and a thick epoxy thickness above chip compared to other lamination conditions. Based on shear test results with a shear speed of 100mum/sec and shear height of 40mum, the low pressures of 5 bar and 10 bar and the highest heating rate result in lower shear strength values than the slowest heating rate of 3 degC/min. Lamination at a pressure of 20 bar yields embedded structures with the highest strength regardless the lamination heating rate chosen. These results strongly indicate significance of lamination pressure for good adhesion at epoxy/chip and epoxy/substrate interfaces. Lamination of a combination of 2-prepreg layers and RCCs with 25 mum epoxy thickness can achieve embedding of chips with even 200mum thickness. Reliability testing of the laminated embedded chips have shown very promising results. Lamination related issues are discussed and lamination process tips are provided for successful chip embedding and further 3D package processing. |
| Starting Page | 278 |
| Ending Page | 285 |
| File Size | 5007718 |
| Page Count | 8 |
| File Format | |
| ISBN | 1424409845 |
| ISSN | 05695503 |
| DOI | 10.1109/ECTC.2007.373810 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2007-05-29 |
| Publisher Place | USA |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | Lamination Heating Testing Polymer films Dielectrics Packaging Microassembly Optical materials Delamination Printed circuits |
| Content Type | Text |
| Resource Type | Article |
| Subject | Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|