Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Pei-Haw Tsao Bill Kiang Wu, K. Abel Chang Tsomg-Dih Yuan |
| Copyright Year | 2007 |
| Description | Author affiliation: Taiwan Semicond. Manuf. Co., Ltd., Hsinchu (Pei-Haw Tsao; Bill Kiang; Wu, K.; Abel Chang; Tsomg-Dih Yuan) |
| Abstract | Higher coefficient of thermal expansion (CTE) of printed wiring board (PWB), compared with that of silicon chip, makes the impact on thermally induced stress in IC chip by PWB a great concern for IC with Low-K inter-metal-dielectric (IMD) product reliability. To characterize and validate the 65 nm technology flip-chip (FC) package reliability, 20times20 $mm^{2}$ test chip were assembled in a 42.5times42.5 $mm^{2}$ flip-chip packages for board level reliability tests, mainly temperature cycling test, mechanical bending test and mechanical shock/vibration tests. The test results showed that no Low-K and bump joint failure was found in shock/vibration test. For bending test, flip-chip bump joint open occurred after package ball joint failure and this result implied no Low-K IC concern for product bending test. In temperature cycling test, eutectic bump FC package showed no failure during 6000 cycles test, but high lead bump FC package was found bump joint crack failure started from 1267 cycles. No Low-K failure was found for both eutectic and high lead bump FC. The board level reliability results validated 65 nm IC reliability performance. The high lead bump crack issue is under further investigation by FC package process and underfill material optimization. |
| Starting Page | 110 |
| Ending Page | 115 |
| File Size | 5632301 |
| Page Count | 6 |
| File Format | |
| ISBN | 1424409845 |
| ISSN | 05695503 |
| DOI | 10.1109/ECTC.2007.373784 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2007-05-29 |
| Publisher Place | USA |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | Flip chip Packaging Thermal stresses Thermal expansion Temperature Electric shock Vibrations Integrated circuit testing Wiring Silicon |
| Content Type | Text |
| Resource Type | Article |
| Subject | Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|