NDLI: A reconfigurable crossbar switch with adaptive bandwidth control for networks-on-chip

Content Provider	IEEE Xplore Digital Library
Author	Donghyun Kim Kangmin Lee Se-joong Lee Hoi-Jun Yoo
Copyright Year	2005
Description	Author affiliation: Dept. of Electron. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea (Donghyun Kim; Kangmin Lee; Se-joong Lee; Hoi-Jun Yoo)
Abstract	We propose a new crossbar switch structure with adaptive bandwidth control. In a complex SoC design, the proposed crossbar switch efficiently incorporates various IPs with different bandwidth requirements. Simulation under various traffic scenarios shows that the throughput of the proposed crossbar switch is as high as that of a conventional switch operating at twice the speed. The proposed crossbar switch shows maximum 27% improvement in throughput and maximum 41% improvement in latency compared to the conventional one. The proposed crossbar switch is implemented using Verilog HDL, synthesized with an 0.18 /spl mu/m process library, and verified on FPGAs. The area and power overhead of the proposed crossbar switch is 21% and 15%, respectively, when compared to the conventional crossbar switch.
Starting Page	2369
Ending Page	2372
File Size	308312
Page Count	4
File Format	PDF
ISBN	0780388348
DOI	10.1109/ISCAS.2005.1465101
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-05-23
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Programmable control Adaptive control Bandwidth Throughput Hardware design languages Communication system traffic control Traffic control Delay Libraries
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on-Chip

An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay

On the design of reconfigurable crossbar switch for adaptable on-chip topologies in programmable NoC routers

Implementation of a Configurable Crossbar Switch for Prototyping of Single-Chip Multiprocessors

Workload adaptive shared memory multicore processors with reconfigurable interconnects

RED algorithm in ATM networks

A Novel Congestion Control Algorithm Based on Adaptive Traffic Delay

Router Design for Application Specific Networks-on-Chip on Reconfigurable Systems

Implementation and analysis of speculative flow control for on-chip interconnection network

A reconfigurable crossbar switch with adaptive bandwidth control for networks-on-chip

Similar Documents

A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on-Chip

An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay

On the design of reconfigurable crossbar switch for adaptable on-chip topologies in programmable NoC routers

Implementation of a Configurable Crossbar Switch for Prototyping of Single-Chip Multiprocessors

Workload adaptive shared memory multicore processors with reconfigurable interconnects

RED algorithm in ATM networks

A Novel Congestion Control Algorithm Based on Adaptive Traffic Delay

Router Design for Application Specific Networks-on-Chip on Reconfigurable Systems

Implementation and analysis of speculative flow control for on-chip interconnection network

A reconfigurable crossbar switch with adaptive bandwidth control for networks-on-chip