NDLI: Design of a 0.8 Volt fully differential CMOS OTA using the bulk-driven technique

Content Provider	IEEE Xplore Digital Library
Author	Haga, Y. Zare-Hoseini, H. Berkovi, L. Kale, I.
Copyright Year	2005
Description	Author affiliation: Dept. of Electron. Syst., Westminster Univ., London, UK (Haga, Y.; Zare-Hoseini, H.; Berkovi, L.; Kale, I.)
Abstract	This paper explores and presents the possible approaches to the design of a low-voltage operational transconductance amplifier (OTA) using the bulk-driven technique. The design of a 0.8 V fully differential folded-cascode OTA using a 0.35 /spl mu/m CMOS technology having a threshold voltage of 0.6 V is presented. This OTA utilizes bulk-driven differential-pairs to achieve rail-to-rail input operation, and gate- and bulk-biased cascode transistors to increase the output resistance. A continuous-time common-mode feedback (CMFB) is used for this OTA, which implements the bulk-driven differential pairs to sense the common-mode voltage smaller than the transistor's threshold voltage, as well as bulk-driven current mirrors to reduce voltage headroom consumption. This OTA has been designed using Alcatel's 0.35 /spl mu/m twin-well CMOS technology, and the simulation results indicate an open-loop gain>60 dB, unity gain-bandwidth=3.4 MHz with a 5 pF load, and an input common mode range (ICMR) of 0.8 V.
Starting Page	220
Ending Page	223
File Size	215790
Page Count	4
File Format	PDF
ISBN	0780388348
DOI	10.1109/ISCAS.2005.1464564
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-05-23
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Threshold voltage MOSFETs CMOS technology Operational amplifiers Transconductance Power supplies Low voltage Analog circuits MOS devices CMOS logic circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in