NDLI: Constant addition utilizing flagged prefix structures

Content Provider	IEEE Xplore Digital Library
Author	Stine, J.E. Babb, C.R. Dave, V.B.
Copyright Year	2005
Description	Author affiliation: Electr. & Comput. Eng. Dept., Illinois Inst. of Technol., Chicago, IL, USA (Stine, J.E.; Babb, C.R.; Dave, V.B.)
Abstract	The role of addition and subtraction in digital systems is sometimes complicated due to the arrival of certain operands occurring at different times. For example, floating-point arithmetic typically requires the exponent logic to wait until an output is received from post-normalization. Previously, logic designers have resorted to the use of conditional sum and carry-select adders to make their design efficient. Recently, a new technique has been proposed that utilizes the concept of flagged prefix addition. Flagged prefix addition utilizes the parallel-prefix adder and slightly modifies it to yield a new adder that is capable of adding A+B or A+B+1. Moreover, alterations to the logic can easily be made to allow difference operations to occur as well. The paper presents an extension to flagged prefix addition to allow an arbitrary number to be added to the logic. Results are shown for several designs in AMI C5N 0.5 /spl mu/m technology.
Starting Page	668
Ending Page	671
File Size	163747
Page Count	4
File Format	PDF
ISBN	0780388348
DOI	10.1109/ISCAS.2005.1464676
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-05-23
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Adders Very large scale integration Digital systems Floating-point arithmetic Logic design Ambient intelligence Cryptography Clocks Delay effects Wiring
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Area-efficient parallel-prefix Ling adders

Performance Evaluation of Flagged Prefix Adders for Constant Addition

Prenormalization rounding in IEEE floating-point operations using a flagged prefix adder

A Study on the Floating-Point Adder in FPGAS

Design and architecture for a multi-mode pipelined, floating-point adder

A yield study of VLSI adders

Floating point incremental coders in recursive digital filtering

Design of a multi-mode pipelined multiplier for floating-point applications

Configurable VLSI architecture of a 3-input floating-point adder

Constant addition utilizing flagged prefix structures

Similar Documents

Area-efficient parallel-prefix Ling adders

Performance Evaluation of Flagged Prefix Adders for Constant Addition

Prenormalization rounding in IEEE floating-point operations using a flagged prefix adder

A Study on the Floating-Point Adder in FPGAS

Design and architecture for a multi-mode pipelined, floating-point adder

A yield study of VLSI adders

Floating point incremental coders in recursive digital filtering

Design of a multi-mode pipelined multiplier for floating-point applications

Configurable VLSI architecture of a 3-input floating-point adder

Constant addition utilizing flagged prefix structures