NDLI: Area, power, and pin efficient bus transceiver using multi-bit-differential signaling

Content Provider	IEEE Xplore Digital Library
Author	Chiarulli, D.M. Bakos, J.D. Martin, J.R. Levitan, S.P.
Copyright Year	2005
Description	Author affiliation: Dept. of Comput. Sci., Pittsburgh Univ., PA, USA (Chiarulli, D.M.; Bakos, J.D.; Martin, J.R.)
Abstract	This paper describes a new low-power, area and pin efficient alternative to differential encoding for high performance chip-to-chip and backplane signaling. The technique, called multi-bit-differential-signaling (MBDS), consists of a new design for the driver and link termination network coupled with a novel coding system based on N choose M (nCm) codes. In an nCm coded MBDS channel, there are n physical interconnections over which all code symbols carry exactly m 1-bits. This property gives MBDS links signal-to-noise and transmission characteristics comparable to pair-wise differential links such as low-voltage differential signaling (LVDS). Moreover, MBDS is compatible with commercial LVDS receivers in point-to-point and multi-point bus topologies. However, because MBDS channels have a higher information density, they use up to 45% less power and up to 45% fewer I/O pads than equivalent differentially encoded buses.
Starting Page	1662
Ending Page	1665
File Size	647560
Page Count	4
File Format	PDF
ISBN	0780388348
DOI	10.1109/ISCAS.2005.1464924
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-05-23
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transceivers CMOS technology Computer science Integrated circuit technology Power transmission lines Integrated circuit interconnections Bandwidth Logic Backplanes Couplings
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Area-, power-, and pin-efficient bus structures using multi-bit-differential signaling

Area, Power, and Pin Efficient Bus Transceiver Using Multi-Bit-Differential Signaling

Area, Power, and Pin Efficient Bus Transceiver Using Multi-Bit-Differential Signaling

A CMOS low-voltage-swing transmission-line transceiver

High-speed serial interconnect transceiver: Applications and design

A 2.5-Gb/s 0.13-μm CMOS current mode logic transceiver with pre-emphasis and equalization

Efficient Link Architecture for On-Chip Serial links and Networks

Hector-a hierarchically structured shared memory multiprocessor

Giga bit per second per pin differential CMOS circuits for pseudo ECL signaling

Area, power, and pin efficient bus transceiver using multi-bit-differential signaling

Similar Documents

Area-, power-, and pin-efficient bus structures using multi-bit-differential signaling

Area, Power, and Pin Efficient Bus Transceiver Using Multi-Bit-Differential Signaling

Area, Power, and Pin Efficient Bus Transceiver Using Multi-Bit-Differential Signaling

A CMOS low-voltage-swing transmission-line transceiver

High-speed serial interconnect transceiver: Applications and design

A 2.5-Gb/s 0.13-μm CMOS current mode logic transceiver with pre-emphasis and equalization

Efficient Link Architecture for On-Chip Serial links and Networks

Hector-a hierarchically structured shared memory multiprocessor

Giga bit per second per pin differential CMOS circuits for pseudo ECL signaling

Area, power, and pin efficient bus transceiver using multi-bit-differential signaling