NDLI: Power analysis of link level and end-to-end data protection in networks on chip

Content Provider	IEEE Xplore Digital Library
Author	Jantsch, A. Lauter, R. Vitkowski, A.
Copyright Year	2005
Description	Author affiliation: R. Inst. of Technol., Stockholm, Sweden (Jantsch, A.; Lauter, R.; Vitkowski, A.)
Abstract	We provide a power analysis for the communication in the Nostrum NoC concluding that power consumption is dominated by the links between switches while the switches and network interfaces contribute with a mere few percent to the power consumption. Further, we analyze link level low power encoding techniques with the conclusion that they spend several times more power than no encoding at all, if normalized for the same performance, which is done by adjusting supply voltage and frequency. Data protection schemes also have the potential to reduce power if voltage levels can be reduced and certain faults can be tolerated. We experiment with link level and end-to-end data protection schemes. They only moderately increase power consumption and have indeed the potential to save power. However, this potential strongly depends on the application traffic patterns and fault models of future technology generations.
Starting Page	1770
Ending Page	1773
File Size	130764
Page Count	4
File Format	PDF
ISBN	0780388348
DOI	10.1109/ISCAS.2005.1464951
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-05-23
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Protection Network-on-a-chip Energy consumption Switches Communication switching Encoding Voltage Network interfaces Performance analysis Frequency
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An encoding scheme to reduce power consumption in Networks-on-Chip

Power analysis of link level and end-to-end data protection in networks on chip (2005).

Transition level energy consumption of NoC (network-on-chip) using data encoding techniques

Reducing Power Consumption in NoC Design with no Effect on Performance and Reliability

NTPT: On the end-to-end traffic prediction in the on-chip networks

Power efficient Networks on Chip

Developing reconfigurable FIFOs to optimize power/performance of Voltage/Frequency Island-based networks-on-chip

SWITCHING REDUCTION THROUGH DATA ENCODING TECHNIQUES IN NoC

A guaranteed-throughput switch for network-on-chip

Power analysis of link level and end-to-end data protection in networks on chip

Similar Documents

An encoding scheme to reduce power consumption in Networks-on-Chip

Power analysis of link level and end-to-end data protection in networks on chip (2005).

Transition level energy consumption of NoC (network-on-chip) using data encoding techniques

Reducing Power Consumption in NoC Design with no Effect on Performance and Reliability

NTPT: On the end-to-end traffic prediction in the on-chip networks

Power efficient Networks on Chip

Developing reconfigurable FIFOs to optimize power/performance of Voltage/Frequency Island-based networks-on-chip

SWITCHING REDUCTION THROUGH DATA ENCODING TECHNIQUES IN NoC

A guaranteed-throughput switch for network-on-chip

Power analysis of link level and end-to-end data protection in networks on chip