NDLI: A new switch compensation technique for inverted R-2R ladder DACs

Content Provider	IEEE Xplore Digital Library
Author	Marche, D. Savaria, Y. Gagnon, Y.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. Eng., Ecole Polytech. de Montreal, Que., Canada (Marche, D.; Savaria, Y.)
Abstract	Many recent applications are based on DSP and interfaced to I/O with data converters. In this context, high-performance DAC have become crucial building blocks. The current-steering-flash DAC architecture is the most popular architecture for its inherent speed potential. Resolution of these converters is limited by component mismatches, thus gradients and random device variations challenge the analog designers. In high resolution DAC, static specifications are reached thanks to trimming, and dynamic performance is mostly determined by current-steering switch performance. On one hand, mandatory presence of switches impacts static performance, and compensation techniques must be used to cancel switch effects on linearity and gain. On the other hand, dynamic performance is strongly dependent on switch design and operation. In this paper, we present a novel switch compensation technique for inverted R-2R ladder DACs. While traditional switch compensation in the ladder leads to very large switch devices, our method allows current-steering with reduced-equally-sized-switches. This new design method preserves static performance and opens the door to improved dynamic performance. Other improvements include reduced area for both the analog and the digital sides of the converter.
Starting Page	196
Ending Page	199
File Size	1749172
Page Count	4
File Format	PDF
ISBN	0780388348
DOI	10.1109/ISCAS.2005.1464558
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-05-23
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Improved Switch Compensation Technique for Inverted R-2R Ladder DACs

A MOST-Only R-2R ladder-based architecture for high linearity DACs

On the robustness of R-2R ladder DACs

Modeling $R{-}2R$ Segmented-Ladder DACs

An Area- and Power-Efficient $I_mathrm{ref}$ Compensation Technique for Voltage-Mode $R-2R$ DACs

Using reciprocity theorem to analyze R-2R network DACs

Using reciprocity theorem to analyze R-2R network DACs

Registered r/2r ladder networks issue.

A CMOS-only R-2R ladder D/A converter for image sensor applications

A new switch compensation technique for inverted R-2R ladder DACs

Similar Documents

An Improved Switch Compensation Technique for Inverted R-2R Ladder DACs

A MOST-Only R-2R ladder-based architecture for high linearity DACs

On the robustness of R-2R ladder DACs

Modeling $R{-}2R$ Segmented-Ladder DACs

An Area- and Power-Efficient $I_mathrm{ref}$ Compensation Technique for Voltage-Mode $R-2R$ DACs

Using reciprocity theorem to analyze R-2R network DACs

Using reciprocity theorem to analyze R-2R network DACs

Registered r/2r ladder networks issue.

A CMOS-only R-2R ladder D/A converter for image sensor applications

A new switch compensation technique for inverted R-2R ladder DACs