NDLI: Design of hardware-in-the-loop simulation of distributed transfer aligment system

Content Provider	IEEE Xplore Digital Library
Author	Wang Lei-jie Chen Shuai Zhong Run-wu Chang Yao-wei
Copyright Year	2014
Description	Author affiliation: Sch. of Autom., Nanjing Univ. of Sci. & Technol., Nanjing, China (Wang Lei-jie; Chen Shuai; Zhong Run-wu; Chang Yao-wei)
Abstract	Hardware-in-the-loop simulation is usually used to test its performance in the process of design of transfer aligment system. Many computers were used to set up hardware-in-the-loop simulation of distributed transfer aligment system, each computer undertook different simulation tasks, To improve the instantaneity and similarity of simulation system, simulation computers were connected through real-time network, flight rocker was adopted to simulate the flight of the plane more realistically, and it is convenient to do the motions on each axis. The component of hardware-in-the-loop simulation, the design of hardware interface, the design of software, and the algorithm of each slave system were discussed, meanwhile the working process of the system was introduced in detail, the solution of time delay in the system was proposed. The experiment shows that the hardware-in-the-loop simulation system is appropriately designed, stable and reliable, and has been applied in a certain plane simulation system.
Starting Page	990
Ending Page	994
File Size	516499
Page Count	5
File Format	PDF
ISBN	9789881563873
ISSN	19341768
DOI	10.1109/ChiCC.2014.6896762
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-07-28
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	TCCT, CAA
Subject Keyword	Computers Computational modeling Delay effects Similarity Scattering Transfer Aligment Hardware-in-the-loop Simulation Digital signal processing Time Delay Educational institutions Electronic mail Instantaneity
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of vehicle ECU hardware-in-loop simulation system for electronically controlled engine

Digital signal processing of time domain field simulation results using the system identification method

Modeling of Control and Signal Processing of MLS Simulation System

Heuristic datapath allocation for multiple wordlength systems

SI simulation and hardware design of the high-speed digital system based on DM6437

Hybrid Relation Calculus

A New Simulation System For Video Signals

Wavelet filtering in digital signal processing systems

Processing FM signal using digital baseband methods

Design of hardware-in-the-loop simulation of distributed transfer aligment system

Similar Documents

Design of vehicle ECU hardware-in-loop simulation system for electronically controlled engine

Digital signal processing of time domain field simulation results using the system identification method

Modeling of Control and Signal Processing of MLS Simulation System

Heuristic datapath allocation for multiple wordlength systems

SI simulation and hardware design of the high-speed digital system based on DM6437

Hybrid Relation Calculus

A New Simulation System For Video Signals

Wavelet filtering in digital signal processing systems

Processing FM signal using digital baseband methods

Design of hardware-in-the-loop simulation of distributed transfer aligment system