NDLI: Transmit optimization of CMUTs in non-collapse mode using a transient array model

Content Provider	IEEE Xplore Digital Library
Author	Satir, S. Zahorian, J. Degertekin, F.L.
Copyright Year	2012
Description	Author affiliation: Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA (Satir, S.; Zahorian, J.; Degertekin, F.L.)
Abstract	A transient transmit model has been developed to investigate and optimize output pressure characteristics of a CMUT array element in non-collapse mode. The model uses SIMULINK to calculate transient output pressure from a CMUT array element given the input voltage waveform. The model has a nonlinear block for electrostatic actuation, and two linear blocks for force to membrane displacement and force to pressure calculations. Force to displacement transfer functions are obtained using the boundary element method which accounts for membrane dynamics including acoustic cross coupling in the array and provides surface velocity distribution for pressure calculation more efficiently as compared to FEA. Using the model, the transient transmitted pressure can be simulated for various pulse amplitude and DC bias configurations for CMUT optimization and phased array operation. The model is verified on a 2 by 2 CMUT array which is simulated both with transient FEA and the SIMULINK model. This type of model would be useful for designing a CMUT element optimized for maximum output pressure given input signal constraints and a desired frequency response. As an example, the optimal pulse width and DC bias to maximize the output pressure of a CMUT-on-CMOS dual-ring array element are calculated for given device geometry and constrained drive pulse amplitude of 25 V.
Starting Page	85
Ending Page	88
File Size	574978
Page Count	4
File Format	PDF
ISBN	9781467345613
ISSN	19485719
e-ISBN	9781467345620
DOI	10.1109/ULTSYM.2012.0021
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-10-07
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Arrays Electrodes Force Electrostatics Computational modeling Acoustics Integrated circuit modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in