NDLI: A scalable FPGA-based cerebellum for passage-of-time representation

Content Provider	IEEE Xplore Digital Library
Author	Junwen Luo Coapes, G. Mak, T. Yamazaki, T. Chung Tin Degenaar, P.
Copyright Year	2014
Description	Author affiliation: Dept. of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Hong Kong, China (Mak, T.) \|\| Sch. of Electr. & Electron. Eng., Newcastle Univ., Newcastle upon Tyne, UK (Junwen Luo; Coapes, G.; Degenaar, P.) \|\| Dept. of Mech. & Biomed. Eng., City Univ. of Hong Kong, Hong Kong, China (Chung Tin) \|\| Univ. of Electro-Commun., Tokyo, Japan (Yamazaki, T.)
Abstract	The cerebellum plays a critical role for sensorimotor control and learning. However dysmertria or delays in movements' onsets consequent to damages in cerebellum cannot be cured completely at the moment. To foster a potential cure based on neuroprosthetic technology, we present a frame-based Network-on-Chip (NoC) hardware architecture for implementing a bio-realistic cerebellum model with 100,000 neurons, which has been used for studying timing control or passage-of-time (POT) encoding mediated by the cerebellum. The results demonstrate that our implementation can reproduce the POT functionality properly. The computational speed can achieve to 25.6 ms for simulating 1 sec real world activities. Furthermore, we show a hardware electronic setup and illustrate how the silicon cerebellum can be adapted as a potential neuroprosthetic platform for future biological or clinical applications.
Sponsorship	IEEE Eng. Med. Biol. Soc.
Starting Page	3102
Ending Page	3105
File Size	1023674
Page Count	4
File Format	PDF
ISBN	9781424479290
ISSN	1557170X
DOI	10.1109/EMBC.2014.6944279
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-08-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer architecture Hardware Microprocessors Program processors Computational modeling Educational institutions Biological system modeling
Content Type	Text
Resource Type	Article
Subject	Signal Processing Biomedical Engineering Health Informatics Computer Vision and Pattern Recognition

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A real-time silicon cerebellum spiking neural model based on FPGA

Modular particle filtering FPGA hardware architecture for brain machine interfaces

Academic program models for undergraduate biomedical engineering

Hardware Acceleration for Real Time Simulation of Physiological Systems

Computational predictions of structures of multichromosomes of budding yeast

SoC-based architecture for biomedical signal processing

Cell-specific modeling of retinal ganglion cell electrical activity

Massively parallel neural signal processing: System-on-Chip design with FPGAs

Smartphones as image processing systems for prosthetic vision

A scalable FPGA-based cerebellum for passage-of-time representation

Similar Documents

A real-time silicon cerebellum spiking neural model based on FPGA

Modular particle filtering FPGA hardware architecture for brain machine interfaces

Academic program models for undergraduate biomedical engineering

Hardware Acceleration for Real Time Simulation of Physiological Systems

Computational predictions of structures of multichromosomes of budding yeast

SoC-based architecture for biomedical signal processing

Cell-specific modeling of retinal ganglion cell electrical activity

Massively parallel neural signal processing: System-on-Chip design with FPGAs

Smartphones as image processing systems for prosthetic vision

A scalable FPGA-based cerebellum for passage-of-time representation