Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Seok Won Lee Byoung Wook Jang Jong Kook Kim Yoon Ha Jung Young Bae Kim Ho Geon Song Sa Yoon Kang Young Min Kang Sang Man Lee Ki Chul Park Chi Sun Ju Gun Rae Kim |
| Copyright Year | 2012 |
| Description | Author affiliation: Quality and Reliability Team, System LSI Division, Samsung Electronics, San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do, 446-711, Korea (Gun Rae Kim) || Product and Test Engineering Team, System LSI Division, Samsung Electronics, San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do, 446-711, Korea (Chi Sun Ju) || Package Development Team, Semiconductor R&D Center, Samsung Electronics, San #16, Banwol-Dong, Hwasung-City, Gyeonggi-Do, 445-701, Korea (Seok Won Lee; Byoung Wook Jang; Jong Kook Kim; Yoon Ha Jung; Young Bae Kim; Ho Geon Song; Sa Yoon Kang) || TD Team, System LSI Division, Samsung Electronics, San #24, Nongseo-Dong, Giheung-Gu, Yongin-City, Gyeonggi-Do, 446-711, Korea (Young Min Kang; Sang Man Lee; Ki Chul Park) |
| Abstract | The continuous scaling down of devices has led to increase use of smaller interconnect features that can increase the interconnection delays. In order to reduce such interconnection delays, low-k dielectric has been introduced, and then for advanced devices that require further reduction in delays, porous structure called ultra low-k (ULK) material has been developed. The porous structure of ULK dielectric has poor elastic stiffness and fracture resistance that is vulnerable to catastrophic failures such as ULK cracks or delamination during packaging processes or reliability tests. A flip chip test vehicle has been designed and prepared to experimentally characterize the ULK related failures such as white bumps, which are localized ULK cracks found underneath the flip chip bumps. Stresses acting on ULK layer have been analyzed using finite element methods with global and local modeling. Test results show packaging material set with low coefficient of thermal expansion (CTE) substrate and high glasstransition temperature underfill improved the structural integrity of chip-package assembly by reducing the stresses on ULK layer caused by CTE mismatch between chip and package substrate. Cu pillar bumps are more susceptible to white bump failure, and large bump size can reduce the stress on the ULK layer. Package structure with thinner chip has shown to be effective in reducing white bump failures. Besides the package material and geometry, structure and material of the back-end-of-line (BEOL) layer has also shown to be critical. White bump failures were concentrated underneath the pattern where some vias were missing. In view of ULK interface, etch stop layer material showed influence on white bump failure ratio. Proper selection of package materials and structure as well as carefully placed metal, via density and ESL material are critical in achieving structurally stable chip-package-interaction. |
| Starting Page | 1613 |
| Ending Page | 1617 |
| File Size | 630915 |
| Page Count | 5 |
| File Format | |
| ISBN | 9781467319669 |
| ISSN | 05695503 |
| e-ISBN | 9781467319652 |
| e-ISBN | 9781467319645 |
| DOI | 10.1109/ECTC.2012.6249052 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2012-05-29 |
| Publisher Place | USA |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | Stress Flip chip Substrates Packaging Adhesives Dielectrics |
| Content Type | Text |
| Resource Type | Article |
| Subject | Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|