NDLI: High performance reliable variable latency carry select addition

Content Provider	IEEE Xplore Digital Library
Author	Kai Du Varman, P. Mohanram, K.
Copyright Year	2012
Description	Author affiliation: Department of Electrical and Computer Engineering, University of Pittsburgh, USA (Mohanram, K.) \|\| Department of Electrical and Computer Engineering, Rice University, Houston, USA (Kai Du; Varman, P.)
Abstract	Speculative adders have attracted strong interest for reducing critical path delays to sub-logarithmic delays by exploiting the tradeoffs between reliability and performance. Speculative adders also find use in the design of reliable variable latency adders, which combine speculation with error correction to achieve high performance for low area overhead over traditional adders. This paper describes speculative carry select addition (SCSA), a novel function speculation technique for the design of low error-rate speculative adders and low overhead, high performance, reliable variable latency adders. We develop an analytical model for the error rate of SCSA to facilitate both design exploration and convergence. We show that for an error rate of 0.01% (0.25%), SCSA-based speculative addition is 10% faster than the DesignWare adder with up to 43% (56%) area reduction. Further, on average, variable latency addition using SCSA-based speculative adders is 10% faster than the DesignWare adder with area requirements of −19% to 16% (−17% to 29%) for unsigned random (signed Gaussian) inputs.
Starting Page	1257
Ending Page	1262
File Size	277713
Page Count	6
File Format	PDF
ISBN	9781457721458
ISSN	15301591
DOI	10.1109/DATE.2012.6176685
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-03-12
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Adders Error analysis Delay Analytical models Complexity theory Reliability engineering
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High performance reliable variable latency carry select addition

Static window addition: A new paradigm for the design of variable latency adders

FPGA-Specific Arithmetic Optimizations of Short-Latency Adders

Performance optimization of Carry Select Adders using Variable Latency design style

High-Performance Low-Power Carry Speculative Addition With Variable Latency

A High Speed and Low Cost Error Correction Technique for the Carry Select Adder

Delay Optimisation in High-Performance Carry-Select Adders

Variable latency speculative Han-Carlson adders topologies

Variable Latency Speculative Han-Carlson Adder

High performance reliable variable latency carry select addition

Similar Documents

High performance reliable variable latency carry select addition

Static window addition: A new paradigm for the design of variable latency adders

FPGA-Specific Arithmetic Optimizations of Short-Latency Adders

Performance optimization of Carry Select Adders using Variable Latency design style

High-Performance Low-Power Carry Speculative Addition With Variable Latency

A High Speed and Low Cost Error Correction Technique for the Carry Select Adder

Delay Optimisation in High-Performance Carry-Select Adders

Variable latency speculative Han-Carlson adders topologies

Variable Latency Speculative Han-Carlson Adder

High performance reliable variable latency carry select addition