NDLI: 3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs

Content Provider	IEEE Xplore Digital Library
Author	Yibo Chen Guangyu Sun Qiaosha Zou Yuan Xie
Copyright Year	2012
Description	Author affiliation: Pennsylvania State University, University Park, 16802, USA (Qiaosha Zou; Yuan Xie) \|\| Synopsys Inc., Mountain View, CA 94043, USA (Yibo Chen) \|\| Peking University, Beijing, China 100084 (Guangyu Sun)
Abstract	Three-dimensional (3D) circuit integration is a promising technology to alleviate performance and power related issues raised by interconnects in nanometer CMOS. Physical planning of three-dimensional integrated circuits is substantially different from that of traditional planar integrated circuits, due to the presence of multiple layers of dies. To realize the full potential offered by three-dimensional integration, it is necessary to take physical information into consideration at higher-levels of the design abstraction for 3D ICs. This paper proposes an incremental system-level synthesis framework that tightly integrates behavioral synthesis of modules into the layer assignment and floorplan- ning stage of 3D IC design. Behavioral synthesis is implemented as a sub-routine to be called to adjust delay/power/variability/area of circuit modules during the physical planning process. Experimental results show that with the proposed synthesis-during-planning methodology, the overall timing yield is improved by 8%, and the chip peak temperature reduced by 6.6 °C, compared to the conventional planning-after-synthesis approach.
Starting Page	1185
Ending Page	1190
File Size	1142960
Page Count	6
File Format	PDF
ISBN	9781457721458
ISSN	15301591
DOI	10.1109/DATE.2012.6176673
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-03-12
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Three dimensional displays Lead Integrated circuits Delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

3DHLS: incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs

A 3D-Layout Aware Binding Algorithm for High-Level Synthesis of Three-Dimensional Integrated Circuits

A resource binding technique for TSV number minimization in high-level synthesis of 3D ICs

Supply voltage assignment for power reduction in 3D ICs considering thermal effect and level shifter budget

Cell level thermal placement in 3D ICs

A post-processing approach to minimize TSV number for high-level synthesis of 3D ICs

New approach to block-level 3D IC layout design

Performance maximized interlayer via planning for 3D ICs

System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs)

3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs

Similar Documents

3DHLS: incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs

A 3D-Layout Aware Binding Algorithm for High-Level Synthesis of Three-Dimensional Integrated Circuits

A resource binding technique for TSV number minimization in high-level synthesis of 3D ICs

Supply voltage assignment for power reduction in 3D ICs considering thermal effect and level shifter budget

Cell level thermal placement in 3D ICs

A post-processing approach to minimize TSV number for high-level synthesis of 3D ICs

New approach to block-level 3D IC layout design

Performance maximized interlayer via planning for 3D ICs

System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs)

3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs