NDLI: S/DC: A storage and energy efficient data prefetcher

Content Provider	IEEE Xplore Digital Library
Author	Xianglei Dang Xiaoyin Wang Dong Tong Junlin Lu Jiangfang Yi Keyi Wang
Copyright Year	2012
Description	Author affiliation: Microprocessor Research & Development Center, Peking University, Beijing, China (Xianglei Dang; Xiaoyin Wang; Dong Tong; Junlin Lu; Jiangfang Yi; Keyi Wang)
Abstract	Energy efficiency is becoming a major constraint in processor designs. Every component of the processor should be reconsidered to reduce wasted energy and area. Prefetching is an important technique for tolerating memory latency. Prefetcher designs have important impact on the energy efficiency of the memory hierarchy. Stride prefetchers require little storage, but cannot handle irregular access patterns. Delta correlation (DC) prefetchers can handle complicated access patterns, but waste storage because of storing multiple miss addresses for a stride pattern. Moreover, DC prefetchers waste the bandwidth and energy of the memory hierarchy because they cannot identify whether an address has been prefetched and generate a large number of redundant prefetches. In this paper, we propose a storage and energy efficient data prefetcher called stride/DC (S/DC) to combine the advantages of stride and DC prefetchers. S/DC uses a pattern prediction table (PPT) which stores two recent miss addresses in each entry to capture stride patterns. PPT avoids recording multiple miss addresses for a stride pattern, and thus improves the storage efficiency. When handling stride patterns, each PPT entry maintains a counter for obtaining the last prefetched address to avoid generating redundant prefetches. When handling other patterns, S/DC compares the new predicted address with earlier generated addresses in the prefetch queue and filters the redundant ones. In addition, to expand the filtering scope, S/DC uses a prefetch filter to store addresses evicted from the prefetch queue. In this way, S/DC reduces the bandwidth requirements and energy consumption of prefetching. Experimental results demonstrate that S/DC achieves comparable performance with only 24% of the storage and reduces 11.46% of the L2 cache energy, as compared to the CZone/DC prefetcher.
Starting Page	461
Ending Page	466
File Size	776109
Page Count	6
File Format	PDF
ISBN	9781457721458
ISSN	15301591
DOI	10.1109/DATE.2012.6176515
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-03-12
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Prefetching Indexes Filtering Energy efficiency Correlation Radiation detectors Bandwidth
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

S/DC: a storage and energy efficient data prefetcher

An adaptive filtering mechanism for energy efficient data prefetching

Global Prefetcher Aggressiveness Control for Chip-Multiprocessor

Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems (2009)

PrORAM: Dynamic prefetcher for Oblivious RAM

Efficient Prefetching with Hybrid Schemes and Use of Program Feedback to Adjust Prefetcher Aggressiveness

Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems

Efficient prefetching with hybrid schemes and use of program feedback to adjust prefetcher aggressiveness.

Energy-Efficient Hardware Data Prefetching

S/DC: A storage and energy efficient data prefetcher

Similar Documents

S/DC: a storage and energy efficient data prefetcher

An adaptive filtering mechanism for energy efficient data prefetching

Global Prefetcher Aggressiveness Control for Chip-Multiprocessor

Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems (2009)

PrORAM: Dynamic prefetcher for Oblivious RAM

Efficient Prefetching with Hybrid Schemes and Use of Program Feedback to Adjust Prefetcher Aggressiveness

Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems

Efficient prefetching with hybrid schemes and use of program feedback to adjust prefetcher aggressiveness.

Energy-Efficient Hardware Data Prefetching

S/DC: A storage and energy efficient data prefetcher