NDLI: Energy-efficient branch prediction with Compiler-guided History Stack

Content Provider	IEEE Xplore Digital Library
Author	Mingxing Tan Xianhua Liu Zichao Xie Dong Tong Xu Cheng
Copyright Year	2012
Description	Author affiliation: Microprocessor Research and Development Center, Peking University, Beijing, China (Mingxing Tan; Xianhua Liu; Zichao Xie; Dong Tong; Xu Cheng)
Abstract	Branch prediction is critical in exploring instruction level parallelism for modern processors. Previous aggressive branch predictors generally require significant amount of hardware storage and complexity to pursue high prediction accuracy. This paper proposes the Compiler-guided History Stack (CHS), an energy-efficient compiler-microarchitecture cooperative technique for branch prediction. The key idea is to track very-long-distance branch correlation using a low-cost compiler-guided history stack. It relies on the compiler to identify branch correlation based on two program substructures: loop and procedure, and feed the information to the predictor by inserting guiding instructions. At runtime, the processor dynamically saves and restores the global history using a low-cost history stack structure according to the compiler-guided information. The modification on the global history enables the predictor to track very-long-distance branch correlation and thus improves the prediction accuracy. We show that CHS can be combined with most of existing branch predictors and it is especially effective with small and simple predictors. Our evaluations show that the CHS technique can reduce the average branch mispredictions by 28.7% over gshare predictor, resulting in average performance improvement of 10.4%. Furthermore, it can also improve those aggressive perceptron, OGEHL and TAGE predictors.
Starting Page	449
Ending Page	454
File Size	1576906
Page Count	6
File Format	PDF
ISBN	9781457721458
ISSN	15301591
DOI	10.1109/DATE.2012.6176513
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-03-12
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Energy-efficient branch prediction with compiler-guided history stack

Energy-Efficient Branch Prediction with Compiler-Guided History Stack

CVP: an energy-efficient indirect branch prediction with compiler-guided value pattern

An energy-efficient branch prediction technique via global-history noise reduction

An energy-efficient branch prediction technique via global-history noise reduction

An Energy-Efficient Branch Prediction with Grouped Global History

An Energy-Efficient Branch Prediction with Grouped Global History

Value Based BTB Indexing for indirect jump prediction

CVP: An EnergyEfficient Indirect Branch Prediction with Compiler-Guided Value Pattern (2012)

Energy-efficient branch prediction with Compiler-guided History Stack

Similar Documents

Energy-efficient branch prediction with compiler-guided history stack

Energy-Efficient Branch Prediction with Compiler-Guided History Stack

CVP: an energy-efficient indirect branch prediction with compiler-guided value pattern

An energy-efficient branch prediction technique via global-history noise reduction

An energy-efficient branch prediction technique via global-history noise reduction

An Energy-Efficient Branch Prediction with Grouped Global History

An Energy-Efficient Branch Prediction with Grouped Global History

Value Based BTB Indexing for indirect jump prediction

CVP: An EnergyEfficient Indirect Branch Prediction with Compiler-Guided Value Pattern (2012)

Energy-efficient branch prediction with Compiler-guided History Stack