NDLI: Modeling of the Power Cycling Performance of a Si on Si Flip Chip Assembly

Content Provider	IEEE Xplore Digital Library
Author	Ochana, A.R. Hutt, D.A. Whalley, D.C. Sarvar, F. Al-Habaibeh, A.
Copyright Year	2006
Description	Author affiliation: Wolfson Sch. of Mech. & Manuf. Eng., Loughborough Univ., Leicestershire (Ochana, A.R.; Hutt, D.A.; Whalley, D.C.; Sarvar, F.)
Abstract	Flip chip (FC) technology offers many advantages over conventional surface mount technology, including a smaller device footprint and higher interconnection density. Low power but complex consumer items, such as mobile telecommunications devices, utilise this packaging technology and it is likely to spread to other electronics sectors where components have higher power dissipations and/or they have to operate in a hostile environment. As the scope for FC packaging broadens, a reliable means of establishing the long term performance of a particular package is necessary. Traditionally thermal cycling has been a primary reliability test for electronic assemblies including FC, however this fails to capture the behaviour of assemblies where the component thermal expansion is well matched to that of the substrate due to the isothermal heating and cooling of the assembly. In this situation power cycling offers an alternative means of determining the module performance. This paper describes the use of finite element modeling (FEM) to explore the effects of power cycling on a silicon on silicon multi-chip module (MCM) constructed with a low solder joint standoff height of 30-35 mum. Particular attention was given to the boundary conditions that are inevitably a typical of those used in traditional thermal cycling. The paper presents results of the temperature distributions throughout the assembly, which were found to depend upon the substrate base material (FR4 or copper) that the MCM was attached to. The results of the FEM analysis were verified by assembling test devices and measuring their temperature distribution under steady state and power cycling conditions. The predicted temperatures may then be used as boundary conditions in FEM of thermal stresses and fatigue in the assembly
Starting Page	243
Ending Page	250
File Size	937019
Page Count	8
File Format	PDF
ISBN	0780395247
ISSN	10879870
DOI	10.1109/ITHERM.2006.1645349
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-05-30
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Flip chip Assembly Electronic packaging thermal management Surface-mount technology Thermal expansion Silicon Boundary conditions Temperature distribution Thermal stresses Electronics packaging
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Study of Dynamic Warpage of Flip Chip Packages under Temperature Reflow

Low Cost Flip Chip Technology

Adhesion issues in flip-chip on organic modules

Novel reworkable fluxing underfill for board-level assembly

Convection modelling of flip chip and wirebond surface mounted modules

Mechanical stresses and the reliability of microsystems

Advanced Flip Chip Technologies

Wafer-applied underfill: flip-chip assembly and reliability

Assembly of Copper Column Interconnect Flip Chip

Modeling of the Power Cycling Performance of a Si on Si Flip Chip Assembly

Similar Documents

Study of Dynamic Warpage of Flip Chip Packages under Temperature Reflow

Low Cost Flip Chip Technology

Adhesion issues in flip-chip on organic modules

Novel reworkable fluxing underfill for board-level assembly

Convection modelling of flip chip and wirebond surface mounted modules

Mechanical stresses and the reliability of microsystems

Advanced Flip Chip Technologies

Wafer-applied underfill: flip-chip assembly and reliability

Assembly of Copper Column Interconnect Flip Chip

Modeling of the Power Cycling Performance of a Si on Si Flip Chip Assembly