NDLI: Automatic placement of identical unit capacitors to improve capacitance matching

Content Provider	IEEE Xplore Digital Library
Author	Soares, C. Petraglia, A.
Copyright Year	2009
Description	Author affiliation: Federal University of Rio de Janeiro - EPOLI/PEE/COPPE, Brazil (Soares, C.; Petraglia, A.)
Abstract	Capacitance matching is a critical issue in several analog and mixed-signal designs such as switched-capacitor filters, A/D and D/A converters. Using identical unit capacitors in parallel to implement each capacitor in the design, combined with a careful layout, is the best technique to achieve a good capacitance matching. Common-centroid geometry is the most widely used layout technique for matching capacitors, because this placement improves the immunity against process gradients. However, the common-centroid geometry is not the only possible placement that has this feature. In this paper, other possible placements, which are also immune to process gradients, are presented. These alternative geometries are specially suitable for layouts where the number of unit capacitors do not allow a perfect common-centroid placement. Since finding these alternative layouts is a very difficult task, this paper proposes an automated method to find the optimal placement for an array of unit capacitors.
Starting Page	1739
Ending Page	1742
File Size	680155
Page Count	4
File Format	PDF
ISBN	9781424438273
DOI	10.1109/ISCAS.2009.5118111
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-05-24
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Capacitors Capacitance Geometry Matched filters Switching converters Analog integrated circuits Approximation methods Analog circuits Routing Shape
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DAVE: an automatic mixed analog/digital IC layout compiler

A fully differential layout placement paradox: Matching vs. full symmetry

CMOS analog circuit stack generation with matching constraints

Random error effects in matched MOS capacitors and current sources

ALSAC, an automatic layout system for successive approximation converters

Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio

Matching properties of linear MOS capacitors

MOS Analog IC Design-New Ideas, Trends, and Obstacles

Embedded capacitance in the PCB of switchmode converters

Automatic placement of identical unit capacitors to improve capacitance matching

Similar Documents

DAVE: an automatic mixed analog/digital IC layout compiler

A fully differential layout placement paradox: Matching vs. full symmetry

CMOS analog circuit stack generation with matching constraints

Random error effects in matched MOS capacitors and current sources

ALSAC, an automatic layout system for successive approximation converters

Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio

Matching properties of linear MOS capacitors

MOS Analog IC Design-New Ideas, Trends, and Obstacles

Embedded capacitance in the PCB of switchmode converters

Automatic placement of identical unit capacitors to improve capacitance matching